

Low power dual voltage comparator


Features

- Wide single supply voltage range or dual supplies +2 V to +36 V or ± 1 V to ± 18 V
- Very low supply current (0.4 mA) independent of supply voltage (1 mW/comparator at +5 V)
- Low input bias current: 25 nA typ.
- Low input offset current: ± 5 nA typ.
- Input common-mode voltage range includes negative rail
- Low output saturation voltage: 250 mV typ. ($I_O = 4$ mA)
- Differential input voltage range equal to the supply voltage
- TTL, DTL, ECL, MOS, CMOS compatible outputs

Description


This device consists of two independent low power voltage comparators designed specifically to operate from a single supply over a wide range of voltages. Operation from split power supplies is also possible.

This comparator also has a unique characteristic: the input common-mode voltage range includes the negative rail even though operated from a single power supply voltage.



1 Schematic diagram

Figure 1. Schematic diagram (1/2 LM2903)



2 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	± 18 to 36	V
V_{id}	Differential input voltage	± 36	V
V_{in}	Input voltage	-0.3 to +36	V
	Output short-circuit to ground ⁽¹⁾	Infinite	
R_{thja}	Thermal resistance junction to ambient ⁽²⁾		°C/W
	DIP8	85	
	SO-8	125	
	TSSOP8	120	
R_{thjc}	Thermal resistance junction to case ⁽²⁾		°C/W
	DIP8	41	
	SO-8	40	
	TSSOP8	37	
T_j	Maximum junction temperature	+150	°C
T_{stg}	Storage temperature range	-65 to +150	°C
ESD	Human body model (HBM) ⁽³⁾	800	V
	Machine model (MM) ⁽⁴⁾	200	V
	CDM: charged device model ⁽⁵⁾	1.5	kV

- Short-circuits from the output to V_{CC}^+ can cause excessive heating and possible destruction. The maximum output current is approximately 20 mA, independent of the magnitude of V_{CC}^+ .
- Short-circuits can cause excessive heating and destructive dissipation. Values are typical.
- Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 k Ω resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.
- Charged device model: all pins and the package are charged together to the specified voltage and then discharged directly to the ground through only one pin. This is done for all pins.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{icm}	Common mode input voltage range	0 to $V_{CC}^+ - 1.5$	V
	$T_{min} \leq T_{amb} \leq T_{max}$	0 to $V_{CC}^+ - 2$	
T_{oper}	Operating free-air temperature range	-40 to +125	°C

3 Electrical characteristics

Table 3. $V_{CC}^+ = 5\text{ V}$, $V_{CC}^- = \text{GND}$, $T_{\text{amb}} = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input offset voltage ⁽¹⁾ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		1	7 15	mV
I_{io}	Input offset current $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		5	50 150	nA
I_{ib}	Input bias current ⁽²⁾ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		25	250 400	nA
A_{vd}	Large signal voltage gain $V_{CC} = 15\text{V}$, $R_L = 15\text{k}\Omega$, $V_o = 1$ to 11V	25	200		V/mV
I_{CC}	Supply current (all comparators) $V_{CC} = 5\text{V}$, no load $V_{CC} = 30\text{V}$, no load		0.4 1	1 2.5	mA
V_{id}	Differential input voltage ⁽³⁾			V_{CC}^+	V
V_{OL}	Low level output voltage ($V_{id} = -1\text{V}$, $I_{\text{sink}} = 4\text{mA}$) $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		250	400 700	mV
I_{OH}	High level output current ($V_{CC} = V_o = 30\text{V}$, $V_{id} = 1\text{V}$) $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		0.1	1	nA μA
I_{sink}	Output sink current ($V_{id} = -1\text{V}$, $V_o = 1.5\text{V}$)	6	16		mA
t_{res}	Small signal response time ⁽⁴⁾ ($R_L = 5.1\text{k}\Omega$ to V_{CC}^+)		1.3		μs
t_{rel}	Large signal response time ⁽⁵⁾ TTL input ($V_{\text{ref}} = +1.4\text{ V}$, $R_L = 5.1\text{k}\Omega$ to V_{CC}^+) Output signal at 50% of final value Output signal at 95% of final value			500 1	ns μs

1. At output switch point, $V_o \approx 1.4\text{ V}$, $R_S = 0\ \Omega$ with V_{CC}^+ from 5 V to 30 V , and over the full input common-mode range (0 V to $V_{CC}^+ - 1.5\text{ V}$).
2. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading charge exists on the reference of input lines.
3. Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V (or 0.3 V below the negative power supply, if used).
4. The response time specified is for a 100 mV input step with 5 mV overdrive.
5. Maximum values are guaranteed by design and evaluation.