DGT305SE



Gate Turn-off Thyristor

Replaces February 2002 version, issue DS5519-2.0

DS5519-3.0 July 2004

FEATURES

- Double Side Cooling
- High Reliability In Service
- High Voltage Capability
- Fault Protection Without Fuses
- High Surge Current Capability
- Turn-off Capability Allows Reduction In Equipment Size And Weight. Low Noise Emission Reduces Acoustic Cladding Necessary For Environmental Requirements

APPLICATIONS

- Variable speed A.C. motor drive inverters (VSD-AC)
- Uninterruptable Power Supplies
- High Voltage Converters
- Choppers
- Welding
- Induction Heating
- DC/DC Converters

KEY PARAMETERS

 $\begin{array}{ll} \mathbf{I}_{\mathsf{TCM}} & 700 \mathsf{A} \\ \mathbf{V}_{\mathsf{DRM}} & 1800 \mathsf{V} \\ \mathbf{I}_{\mathsf{T(AV)}} & 240 \mathsf{A} \\ \mathsf{dV}_{\mathsf{D}} / \mathsf{dt} & 500 \mathsf{V} / \mu \mathsf{s} \\ \mathsf{di}_{\mathsf{T}} / \mathsf{dt} & 500 \mathsf{A} / \mu \mathsf{s} \end{array}$




Fig. 1 Package outline

VOLTAGE RATINGS

Type Number	Repetitive Peak Off-state Voltage	Repetitive Peak Reverse Voltage	Conditions
	V _{DRM} V	V _{RRM}	
DGT305SE18	1800	16	$T_{vj} = 125$ °C, $I_{DM} = 50$ mA, $I_{RRM} = 50$ mA, $V_{RG} = 2$ V

CURRENT RATINGS

Symbol	Parameter	Conditions	Max.	Units
I _{TCM}	Repetitive peak controllable on-state current	$V_D = 67\%V_{DRM}, T_j = 125^{\circ}C, di_{GQ}/dt = 15A/\mu s, Cs = 1.5\mu F$	700	Α
I _{T(AV)}	Mean on-state current	T _{HS} = 80°C. Double side cooled. Half sine 50Hz.	240	А
I _{T(RMS)}	RMS on-state current	T _{HS} = 80°C. Double side cooled. Half sine 50Hz.	373	Α



SURGE RATINGS

Symbol	Parameter	Conditions	Max.	Units
I _{TSM}	Surge (non-repetitive) on-state current	10ms half sine. T _j = 125°C	4.0	kA
l²t	I²t for fusing	10ms half sine. T _j =125°C	80000	A²s
di _⊤ /dt	Critical rate of rise of on-state current	$V_{\rm D}$ = 67% $V_{\rm DRM}$, $I_{\rm T}$ = 700A, $T_{\rm j}$ = 125°C, $I_{\rm FG}$ > 20A, Rise time < 1.0 μ s	500	A/μs
dV _D /dt	Rate of rise of off-state voltage	To 80% V_{DRM} ; $R_{GK} \le 1.5Ω$, $T_j = 125$ °C	500	V/µs
V _{DP}	Peak forward transient voltage during current fall time	$V_D = 67\% V_{DRM}, I_T = 700A, T_j = 125^{\circ}C, di_{GQ}/dt = 15A/\mu s, Cs = 1.5\mu F$	400	V

GATE RATINGS

Symbol	Parameter	Conditions	Min.	Max.	Units
V _{RGM}	Peak reverse gate voltage	This value maybe exceeded during turn-off	-	16	V
I _{FGM}	Peak forward gate current		-	50	Α
P _{FG(AV)}	Average forward gate power		-	10	W
P _{RGM}	Peak reverse gate power		-	6	kW
di _{gQ} /dt	Rate of rise of reverse gate current		10	50	A/μs
t _{ON(min)}	Minimum permissable on time		20	-	μs
t _{OFF(min)}	Minimum permissable off time		40	-	μs

THERMAL RATINGS

Symbol	Parameter	Conditions		Min.	Max.	Units
		Double side cooled		-	0.075	°C/W
R _{th(j-hs)}	DC thermal resistance - junction to heatsink surface	Anode side cooled		-	0.12	°C/W
	Surface	Cathode side cooled		-	0.20	°C/W
R _{th(c-hs)}	Contact thermal resistance	Clamping force 5.5kN With mounting compound	per contact	-	0.018	°C/W
$T_{v_{j}}$	Virtual junction temperature			-	125	°C
T _{OP} /T _{stg}	Operating junction/storage temperature range			-40	125	°C
-	Clamping force			5.0	6.0	kN



CHARACTERISTICS

T _j = 125°C	unless stated otherwise				
Symbol	Parameter	Conditions	Min.	Max.	Units
$V_{\scriptscriptstyle TM}$	On-state voltage	At 600A peak, I _{G(ON)} = 2A d.c.	-	2.5	٧
I _{DM}	Peak off-state current	$At = V_{DRM}, \ V_{RG} = 2V$	-	50	mA
I _{RRM}	Peak reverse current	At V _{RRM}	-	50	mA
$V_{\rm GT}$	Gate trigger voltage	$V_D = 24V, I_T = 100A, T_j = 25^{\circ}C$	-	0.75	V
I _{GT}	Gate trigger current	$V_D = 24V, I_T = 100A, T_j = 25^{\circ}C$	-	1.2	Α
I _{RGM}	Reverse gate cathode current	V _{RGM} = 16V, No gate/cathode resistor	-	50	mA
E _{on}	Turn-on energy	$V_{D} = 1200V, I_{T} = 600A,$	-	160	mJ
t _d	Delay time	I _{FG} = 20A, rise time < 1.0μs	-	1.1	μs
t _r	Rise time	$R_L = (Residual inductance 2.75 \mu H)$	-	2.5	μs
E _{OFF}	Turn-off energy		-	550	mJ
t _{tail}	Tail time		-	30	μs
t _{gs}	Storage time	$I_{T} = 600A, V_{D} = 1200V,$	-	12	μs
t _{gf}	Fall time	Snubber Cap Cs = 1.5μF,	-	1.5	μs
t _{gq}	Gate controlled turn-off time	di _{sq} /dt = 15A/μs R _i = (Residual inductance 2.75μH)	-	13.5	μs
Q_{GQ}	Turn-off gate charge		-	900	μС
Q_{GQT}	Total turn-off gate charge		-	1800	μС



CURVES




Fig.2 Gate characteristics




Fig.4 Dependence of $\rm I_{TCM}$ on $\rm C_S$




Fig.3 Maximum (limit) on-state characteristics




Fig.5 Maximum (limit) transient thermal resistance




Fig.6 Surge (non-repetitive) on-state current vs time




Fig.7 Steady state rectangulerwave conduction loss - double side cooled






Fig.8 Steady state sinusoidal wave conduction loss - double side cooled




Fig.9 Turn-on energy vs on-state current




Fig.10 Turn-on energy vs peak forward gate current




Fig.11 Turn-on energy vs on-state current




Fig.12 Turn-on energy vs peak forward gate current




Fig.13 Turn-on energy vs rate of rise of on-state current




Fig.14 Delay time and rise time vs on-state current






Fig.15 Delay time and rise time vs peak forward gate current




Fig.16 Turn-off energy vs on-state current




Fig.17 Turn-off energy vs rate of rise of reverse gate current




Fig.18 Turn-off energy vs on-state current




Fig.19 Turn-off energy vs rate of rise of reverse gate current




Fig.20 Turn-off energy vs on-state current with \mathbf{C}_{S} as parameter




Fig.21 Storage time vs on-state current




Fig.22 Storage time vs rate of rise of reverse gate current






Fig.23 Fall time vs on-state current




Fig.25 Peak reverse gate current vs on-state current




Fig.24 Fall time vs rate of rise of reverse gate current




Fig.26 Peak reverse gate current vs rate of rise of reverse gate current




Fig.27 Turn-off gate charge vs on-state current




Fig.29 Dependence of critical dV_D/dt on gate-cathode resistance and gate-cathode reverse voltage




Fig.28 Turn-off gate charge vs rat of rise of reverse gate

Snubber Capacitor Cs (μF)	Snubber Resistor Rs (Ω)	Minimum Reset Time (μs)
	7	35
2	5	30
- <u>-</u>	7	26
15	5	22
	7	17
1	5	15

Table of snubber discharge time variation with snubber capacitor value.







Fig.30 General switching waveforms



PACKAGE DETAILS

For further package information, please contact Customer Services. All dimensions in mm, unless stated otherwise. DO NOT SCALE.



POWER ASSEMBLY CAPABILITY

The Power Assembly group was set up to provide a support service for those customers requiring more than the basic semiconductor, and has developed a flexible range of heatsink and clamping systems in line with advances in device voltages and current capability of our semiconductors.

We offer an extensive range of air and liquid cooled assemblies covering the full range of circuit designs in general use today. The Assembly group offers high quality engineering support dedicated to designing new units to satisfy the growing needs of our customers.

Using the latest CAD methods our team of design and applications engineers aim to provide the Power Assembly Complete Solution (PACs).

HEATSINKS

The Power Assembly group has its own proprietary range of extruded aluminium heatsinks which have been designed to optimise the performance of Dynex semiconductors. Data with respect to air natural, forced air and liquid cooling (with flow rates) is available on request.

For further information on device clamps, heatsinks and assemblies, please contact your nearest sales representative or Customer Services.

Stresses above those listed in this data sheet may cause permanent damage to the device. In extreme conditions, as with all semiconductors, this may include potentially hazardous rupture of the package. Appropriate safety precautions should always be followed.



http://www.dynexsemi.com

e-mail: power_solutions@dynexsemi.com

HEADQUARTERS OPERATIONS
DYNEX SEMICONDUCTOR LTD
Doddington Road, Lincoln.
Lincolnshire. LN6 3LF. United Kingdom.
Tel: +44-(0)1522-500500
Fax: +44-(0)1522-500550

CUSTOMER SERVICE Tel: +44 (0)1522 502753 / 502901. Fax: +44 (0)1522 500020

© Dynex Semiconductor 2003 TECHNICAL DOCUMENTATION – NOT FOR RESALE. PRODUCED IN UNITED KINGDOM

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee expresses or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.

All brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respective owners.