


## 21-26.5GHz Integrated Down converter

GaAs Monolithic Microwave IC in SMD package

### Description

The CHR3693-QDG is a multifunction part, which integrates a balanced cold FET mixer, a time two multiplier, and a RF LNA. It is designed for a wide range of applications, typically commercial communication systems.



The circuit is manufactured with a pHEMT process, 0.25 $\mu$ m gate length, via holes through the substrate and air bridges.


It is supplied in lead-free SMD package.

### Main Features

- Broadband performance 21-26.5GHz
- 14dB gain
- -5dBm IIP3
- 18dBC Image rejection
- 24LQFN4x4
- MSL Level : 1

### Main Characteristics

Tamb = +25°C, Vd= 4V



ESD Protections: Electrostatic discharge sensitive device observe handling precautions!

## Electrical Characteristics

Tamb=25°C, Vdx=Vdl = 4V, Typical Vgx = -0.9V & Vgm= -0.7V

Symbol	Parameter	Min	Typ	Max	Unit
F <sub>RF</sub>	RF frequency range	21		26.5	GHz
F <sub>LO</sub>	LO frequency range	9		14	GHz
F <sub>IF</sub>	IF frequency range	DC		3.5	GHz
G <sub>c</sub>	Conversion gain	12	14		dB
NF	Noise Figure		3	3.5	dB
P <sub>LO</sub>	LO Input power		2	5	dBm
Img Sup	Image Suppression (1)	15	18		dBc
IIP3	Input IP3		-5		dBm
LO RL	LO return loss		-9.5	-7	dB
RF RL	RF return loss (21 to 24GHz)		-12	-7	dB
	RF return loss (24 to 26.5GHz)		-8	-6	dB
LO/RF	Isolation LO → RF		45		dBc
2LO/RF	Isolation 2LO → RF		35		dBc
Id	Bias current (2) (Idl + Idx)	120	160	200	mA

(1) With external I/Q 90°hybrid coupler

(2) Typically, Idl= 90mA, Idx=70mA

These values are representative of onboard measurements as defined on the drawing at paragraph "Evaluation mother board".

## Absolute Maximum Ratings <sup>(1)</sup>

Tamb = +25°C

Symbol	Parameter	Values	Unit
Vd	Maximum drain bias voltage	4.5	V
Id	Maximum drain bias current	230	mA
Vg	Gate bias voltage	-2.0 to +0.4	V
P <sub>RF</sub>	Maximum RF input power	10	dBm
P <sub>LO</sub>	Maximum LO input power	10	dBm
Tch	Maximum channel temperature	175	°C
Ta	Operating temperature range	-40 to +85	°C
Tstg	Storage temperature range	-55 to +125	°C


(1) Operation of this device above anyone of these parameters may cause permanent damage.

## Device thermal performances

All the figures given in this section are obtained assuming that the QFN device is cooled down only by conduction through the package thermal pad (no convection mode considered).

The temperature is monitored at the package back-side interface ( $T_{case}$ ) as shown below. The system maximum temperature must be adjusted in order to guarantee that  $T_{case}$  remains below the maximum value specified in the next table. So, the system PCB must be designed to comply with this requirement.

A derating must be applied on the dissipated power if the  $T_{case}$  temperature can not be maintained below than the maximum temperature specified (see the curve  $P_{diss. Max}$ ) in order to guarantee the nominal device life time (MTTF).




## Typical Measured Performances



Tamb. = 25°C, Vdx=Vdl = 4V, Typical Vgx = -0.9V & V gm= -0.7V



These values are representative of onboard measurements, on connectors access planes, as defined on the drawing at paragraph "Evaluation mother board".

Conversion Gain (infradyne mode) @ Freq\_IF=2GHz, P<sub>LO</sub>=2dBm




Conversion Gain (supradyne mode) @ Freq\_IF=2GHz, P<sub>LO</sub>=2dBm










# CHR3693-QDG 21-26.5GHz Integrated Down Converter



Compression vs  $P_{RF}$  (inf. & sup. Mode) @  $F_{RF}=21\text{GHz}$  &  $F_{IF}=3\text{GHz}$   
 $P_{LO}=2\text{dBm}$




Compression vs  $P_{RF}$  (inf. & sup. Mode) @  $F_{RF}=26\text{GHz}$  &  $F_{IF}=2\text{GHz}$   
 $P_{LO}=2\text{dBm}$







**Package outline <sup>(1)</sup>**

Units : mm

From the standard : JEDEC MO-220 [VGGD]

Matt tin, Lead free (Green)


Matt tin, Lead Free (Green)	1-	NC	13-	GND
Units mm	2-	GND	14-	GND
From the standard JEDEC MO-220 (VGGD)	3-	GND	15-	LO IN
	4-	RF IN	16-	GND
25- GND	5-	GND	17-	GND
	6-	GND	18-	NC
	7-	Vdl	19-	I-IF OUT
	8-	Vgm	20-	GND
	9-	Vdx	21-	GND
	10-	NC	22-	Q-IF OUT
	11-	NC	23-	NC
	12-	Vgx	24-	NC

<sup>(1)</sup> The package outline drawing included to this data-sheet is given for indication. Refere to the application note AN0017 available at <http://www.ums-gaas.com> for exact package dimensions.

<sup>(2)</sup> It is strongly recommended to ground all pins marked "GND" through the PCB board.

## Definition of the Sij reference planes

The reference planes used for Sij measurements given above are symmetrical from the symmetrical axis of the package (see drawing beside). The input and output reference planes are located at 3.18mm offset (input wise and output wise respectively) from this axis. Then, the given Sij parameters incorporate the land pattern of the evaluation motherboard recommended in paragraph "Evaluation mother board".



## Recommended package footprint

Refer to the application note AN0017 available at <http://www.ums-gaas.com> for package footprint recommendations.

## SMD mounting procedure

The SMD leadless package has been designed for high volume surface mount PCB assembly process. The dimensions and footprint required for the PCB (motherboard) are given in the drawings above.

For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017.

## Recommended ESD management


Refer to the application note AN0020 available at <http://www.ums-gaas.com> for ESD sensitivity and handling recommendations for the UMS package products.

## Recommended environmental management

Refer to the application note AN0019 available at <http://www.ums-gaas.com> for environmental data on UMS package products.

## Evaluation mother board

- Compatible with the proposed footprint.
- Based on typically Ro4003 / 8mils or equivalent.
- Using a microstrip to coplanar transition to access the package.
- Recommended for the implementation of this product on a module board.
- Decoupling capacitors of  $10\text{nF} \pm 10\%$  are recommended for all DC accesses.
- (See application note AN0017 for details).



The DC connections do not include any decoupling capacitor in package, therefore it is mandatory to provide a good external DC decoupling on the PC board, as close as possible to the package.

The SMD leadless package has been designed for high volume surface mount PCB assembly process. A typical footprint is proposed for the PCB (motherboard) in the previous drawing. For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017.

## Ordering Information

QFN 4x4 RoHS compliant package: CHR3693-QDG/XY  
Stick: XY = 20      Tape & reel: XY = 21

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**