

FEATURES

- Input voltage range: 3.3 V to 20 V
- Maximum output current: 300 mA
- Low noise: 15 $\mu\text{V rms}$ for fixed output versions
- PSRR performance of 60 dB at 10 kHz, $V_{\text{OUT}} = 3.3 \text{ V}$
- Reverse current protection
- Low dropout voltage: 200 mV at 300 mA load
- Initial accuracy: $\pm 0.8\%$
- Accuracy over line, load, and temperature: -2% , $+1\%$
- Low quiescent current ($V_{\text{IN}} = 5 \text{ V}$), $I_{\text{GND}} = 750 \mu\text{A}$ with 300 mA load
- Low shutdown current: 40 μA at $V_{\text{IN}} = 12 \text{ V}$
- Stable with small 1 μF ceramic output capacitor
- 7 fixed output voltage options: 1.5 V, 1.8 V, 2.5 V, 3 V, 3.3 V, 5 V, and 9 V
- Adjustable output from 1.22 V to $V_{\text{IN}} - V_{\text{DO}}$
- Foldback current limit and thermal overload protection
- User programmable precision UVLO/enable
- Power good indicator
- 8-lead LFCSP and 8-lead SOIC packages

APPLICATIONS

- Regulation to noise sensitive applications: ADC, DAC circuits, precision amplifiers, high frequency oscillators, clocks, and PLLs
- Communications and infrastructure
- Medical and healthcare
- Industrial and instrumentation

GENERAL DESCRIPTION

The **ADP7102** is a CMOS, low dropout linear regulator that operates from 3.3 V to 20 V and provides up to 300 mA of output current. This high input voltage LDO is ideal for regulation of high performance analog and mixed signal circuits operating from 19 V to 1.22 V rails. Using an advanced proprietary architecture, it provides high power supply rejection, low noise, and achieves excellent line and load transient response with just a small 1 μF ceramic output capacitor.

The **ADP7102** is available in 7 fixed output voltage options and an adjustable version, which allows output voltages that range from 1.22 V to $V_{\text{IN}} - V_{\text{DO}}$ via an external feedback divider.

TYPICAL APPLICATION CIRCUITS




Figure 1. **ADP7102** with Fixed Output Voltage, 5 V




Figure 2. **ADP7102** with Adjustable Output Voltage, 5 V

The **ADP7102** output noise voltage is 15 $\mu\text{V rms}$ and is independent of the output voltage. A digital power good output allows power system monitors to check the health of the output voltage. A user programmable precision undervoltage lockout function facilitates sequencing of multiple power supplies.

The **ADP7102** is available in 8-lead, 3 mm $\times$ 3 mm LFCSP and 8-lead SOIC packages. The LFCSP offers a very compact solution and also provides excellent thermal performance for applications requiring up to 300 mA of output current in a small, low-profile footprint.

TABLE OF CONTENTS

Features	1	Theory of Operation	17
Applications.....	1	Applications Information	18
Typical Application Circuits.....	1	Capacitor Selection	18
General Description	1	Programmable Undervoltage Lockout (UVLO).....	19
Revision History	2	Power Good Feature	20
Specifications.....	3	Noise Reduction of the Adjustable ADP7102	20
Input and Output Capacitor, Recommended Specifications..	4	Current Limit and Thermal Overload Protection	21
Absolute Maximum Ratings.....	5	Thermal Considerations.....	21
Thermal Data	5	Printed Circuit Board Layout Considerations.....	24
ESD Caution.....	5	Outline Dimensions.....	25
Pin Configurations and Function Descriptions.....	6	Ordering Guide	26
Typical Performance Characteristics	7		

REVISION HISTORY

5/14—Rev. C to Rev. D

Changed UVLO Threshold Rising Typ Parameter from 1.23 V to 1.22 V; Table 1.....	4
Changes to Power Good Section.....	20
Updated Outline Dimensions.....	26

8/13—Rev. B to Rev. C

Changes to Table 3.....	5
-------------------------	---

2/13—Rev. A to Rev. B

Changes to Noise Reduction of the Adjustable ADP7102 Section.....	20
---	----

11/11—Rev. 0 to Rev. A

Changes to Figure 50.....	14
---------------------------	----

10/11—Revision 0: Initial Version

SPECIFICATIONS

$V_{IN} = (V_{OUT} + 1 \text{ V})$ or 3.3 V (whichever is greater), $EN = V_{IN}$, $I_{OUT} = 10 \text{ mA}$, $C_{IN} = C_{OUT} = 1 \text{ } \mu\text{F}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT VOLTAGE RANGE	V_{IN}		3.3		20	V
OPERATING SUPPLY CURRENT	I_{GND}	$I_{OUT} = 100 \text{ } \mu\text{A}$, $V_{IN} = 10 \text{ V}$ $I_{OUT} = 100 \text{ } \mu\text{A}$, $V_{IN} = 10 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ $I_{OUT} = 10 \text{ mA}$, $V_{IN} = 10 \text{ V}$ $I_{OUT} = 10 \text{ mA}$, $V_{IN} = 10 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ $I_{OUT} = 150 \text{ mA}$, $V_{IN} = 10 \text{ V}$ $I_{OUT} = 150 \text{ mA}$, $V_{IN} = 10 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ $I_{OUT} = 300 \text{ mA}$, $V_{IN} = 10 \text{ V}$ $I_{OUT} = 300 \text{ mA}$, $V_{IN} = 10 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		400	900	μA μA μA μA μA μA μA
SHUTDOWN CURRENT	I_{GND-SD}	$EN = GND$, $V_{IN} = 12 \text{ V}$ $EN = GND$, $V_{IN} = 12 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		40	75	μA μA
INPUT REVERSE CURRENT	$I_{REV-INPUT}$	$EN = GND$, $V_{IN} = 0 \text{ V}$, $V_{OUT} = 20 \text{ V}$ $EN = GND$, $V_{IN} = 0 \text{ V}$, $V_{OUT} = 20 \text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		0.3	5	μA μA
OUTPUT VOLTAGE ACCURACY						
Fixed Output Voltage Accuracy	V_{OUT}	$I_{OUT} = 10 \text{ mA}$ $1 \text{ mA} < I_{OUT} < 300 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-0.8 -2		+0.8 +1	% %
Adjustable Output Voltage Accuracy	V_{ADJ}	$I_{OUT} = 10 \text{ mA}$ $1 \text{ mA} < I_{OUT} < 300 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	1.21 1.196	1.22	1.23 1.232	V V
LINE REGULATION LOAD REGULATION ¹	$\Delta V_{OUT}/\Delta V_{IN}$ $\Delta V_{OUT}/\Delta I_{OUT}$	$V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ $I_{OUT} = 1 \text{ mA}$ to 300 mA $I_{OUT} = 1 \text{ mA}$ to 300 mA , $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-0.015		+0.015	%/V %/A %/A
ADJ INPUT BIAS CURRENT	ADJ_{I-BIAS}	$1 \text{ mA} < I_{OUT} < 300 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , ADJ connected to VOUT		10		nA
SENSE INPUT BIAS CURRENT	$SENSE_{I-BIAS}$	$1 \text{ mA} < I_{OUT} < 300 \text{ mA}$, $V_{IN} = (V_{OUT} + 1 \text{ V})$ to 20 V , SENSE connected to VOUT, $V_{OUT} = 1.5 \text{ V}$		1		μA
DROPOUT VOLTAGE ²	$V_{DROPOUT}$	$I_{OUT} = 10 \text{ mA}$ $I_{OUT} = 10 \text{ mA}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ $I_{OUT} = 150 \text{ mA}$ $I_{OUT} = 150 \text{ mA}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ $I_{OUT} = 300 \text{ mA}$ $I_{OUT} = 300 \text{ mA}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$		20 40 100 175 200 325		mV mV mV mV mV mV
START-UP TIME ³	$t_{START-UP}$	$V_{OUT} = 5 \text{ V}$		800		μs
CURRENT-LIMIT THRESHOLD ⁴	I_{LIMIT}		450	575	750	mA
PG OUTPUT LOGIC LEVEL						
PG Output Logic High	PG_{HIGH}	$I_{OH} < 1 \text{ } \mu\text{A}$	1.0			V
PG Output Logic Low	PG_{LOW}	$I_{OL} < 2 \text{ mA}$			0.4	V
PG OUTPUT THRESHOLD						
Output Voltage Falling	PG_{FALL}			-9.2		%
Output Voltage Rising	PG_{RISE}			-6.5		%
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS_{SD}	T_J rising		150		$^\circ\text{C}$
Thermal Shutdown Hysteresis	TS_{SD-HYS}			15		$^\circ\text{C}$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
PROGRAMMABLE EN/UVLO						
UVLO Threshold rising	UVLO _{RISE}	3.3 V ≤ V _{IN} ≤ 20 V, T _J = −40°C to +125°C	1.18	1.22	1.28	V
UVLO Threshold falling	UVLO _{FALL}	3.3 V ≤ V _{IN} ≤ 20 V, T _J = −40°C to +125°C, 10 kΩ in series with enable pin		1.13		V
UVLO Hysteresis Current	UVLO _{HYS}	V _{EN} > 1.25 V, T _J = −40°C to +125°C	7.5	9.8	12	μA
Enable Pulldown Current	I _{EN-IN}	EN = V _{IN}		500		nA
INPUT VOLTAGE						
Start Threshold	V _{START}	T _J = −40°C to +125°C			3.2	V
Shutdown Threshold	V _{SHUTDOWN}	T _J = −40°C to +125°C	2.45			V
Hysteresis				250		mV
OUTPUT NOISE	OUT _{NOISE}	10 Hz to 100 kHz, V _{IN} = 5.5 V, V _{OUT} = 1.8 V		15		μV rms
		10 Hz to 100 kHz, V _{IN} = 6.3 V, V _{OUT} = 3.3 V		15		μV rms
		10 Hz to 100 kHz, V _{IN} = 8 V, V _{OUT} = 5 V		15		μV rms
		10 Hz to 100 kHz, V _{IN} = 12 V, V _{OUT} = 9 V		15		μV rms
		10 Hz to 100 kHz, V _{IN} = 5.5 V, V _{OUT} = 1.5 V, adjustable mode		18		μV rms
		10 Hz to 100 kHz, V _{IN} = 12 V, V _{OUT} = 5 V, adjustable mode		30		μV rms
		10 Hz to 100 kHz, V _{IN} = 18 V, V _{OUT} = 15 V, adjustable mode		65		μV rms
POWER SUPPLY REJECTION RATIO	PSRR	100 kHz, V _{IN} = 4.3 V, V _{OUT} = 3.3 V		50		dB
		100 kHz, V _{IN} = 6 V, V _{OUT} = 5 V		50		dB
		10 kHz, V _{IN} = 4.3 V, V _{OUT} = 3.3 V		60		dB
		10 kHz, V _{IN} = 6 V, V _{OUT} = 5 V		60		dB
		100 kHz, V _{IN} = 3.3 V, V _{OUT} = 1.8 V, adjustable mode		50		dB
		100 kHz, V _{IN} = 6 V, V _{OUT} = 5 V, adjustable mode		60		dB
		100 kHz, V _{IN} = 16 V, V _{OUT} = 15 V, adjustable mode		60		dB
		10 kHz, V _{IN} = 3.3 V, V _{OUT} = 1.8 V, adjustable mode		60		dB
		10 kHz, V _{IN} = 6 V, V _{OUT} = 5 V, adjustable mode		80		dB
		10 kHz, V _{IN} = 16 V, V _{OUT} = 15 V, adjustable mode		80		dB

¹ Based on an end-point calculation using 1 mA and 300 mA loads. See Figure 6 for typical load regulation performance for loads less than 1 mA.

² Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output voltages above 3.0 V.

³ Start-up time is defined as the time between the rising edge of EN to V_{OUT} being at 90% of its nominal value.

⁴ Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 5.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 5.0 V, or 4.5 V.

INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Minimum Input and Output Capacitance ¹	C _{MIN}	T _A = −40°C to +125°C	0.7			μF
Capacitor ESR	R _{ESR}	T _A = −40°C to +125°C	0.001		0.2	Ω

¹ The minimum input and output capacitance should be greater than 0.7 μF over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use with any LDO.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
VIN to GND	–0.3 V to +22 V
VOUT to GND	–0.3 V to +20 V
EN/UVLO to GND	–0.3 V to VIN
PG to GND	–0.3 V to VIN
SENSE/ADJ to GND	–0.3 V to VOUT
Storage Temperature Range	–65°C to +150°C
Operating Junction Temperature Range	–40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP7102 can be damaged when the junction temperature limit is exceeded. Monitoring ambient temperature does not guarantee that T_J is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may have to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature (T_J) of the device is dependent on the ambient temperature (T_A), the power dissipation of the device (P_D), and the junction-to-ambient thermal resistance of the package (θ_{JA}).

Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) using the formula

$$T_J = T_A + (P_D \times \theta_{JA})$$

Junction-to-ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of θ_{JA} may vary, depending

on PCB material, layout, and environmental conditions. The specified values of θ_{JA} are based on a 4-layer, 4 in. × 3 in. circuit board. See JESD51-7 and JESD51-9 for detailed information on the board construction. For additional information, see the AN-617 Application Note, MicroCSP™ Wafer Level Chip Scale Package, available at www.analog.com.

Ψ_{JB} is the junction-to-board thermal characterization parameter with units of °C/W. The package's Ψ_{JB} is based on modeling and calculation using a 4-layer board. The JESD51-12, Guidelines for Reporting and Using Electronic Package Thermal Information, states that thermal characterization parameters are not the same as thermal resistances. Ψ_{JB} measures the component power flowing through multiple thermal paths rather than a single path as in thermal resistance, θ_{JB} . Therefore, Ψ_{JB} thermal paths include convection from the top of the package as well as radiation from the package, factors that make Ψ_{JB} more useful in real-world applications. Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the formula

$$T_J = T_B + (P_D \times \Psi_{JB})$$

See JESD51-8 and JESD51-12 for more detailed information about Ψ_{JB} .

Thermal Resistance

θ_{JA} and Ψ_{JB} are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. θ_{JC} is a parameter for surface-mount packages with top mounted heatsinks. θ_{JC} is presented here for reference only.

Table 4. Thermal Resistance


Package Type	θ_{JA}	θ_{JC}	Ψ_{JB}	Unit
8-Lead LFCSP	40.1	27.1	17.2	°C/W
8-Lead SOIC	48.5	58.4	31.3	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




NOTES

1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. IT IS HIGHLY RECOMMENDED THAT THE EXPOSED PAD ON THE BOTTOM OF THE PACKAGE BE CONNECTED TO THE GROUND PLANE ON THE BOARD.

09506-003

Figure 3. LFCSP Package



NOTES

1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. IT IS HIGHLY RECOMMENDED THAT THE EXPOSED PAD ON THE BOTTOM OF THE PACKAGE BE CONNECTED TO THE GROUND PLANE ON THE BOARD.

09506-104

Figure 4. Narrow Body SOIC Package

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	VOUT	Regulated Output Voltage. Bypass VOUT to GND with a 1 μ F or greater capacitor.
2	SENSE/ADJ	Sense (SENSE). Measures the actual output voltage at the load and feeds it to the error amplifier. Connect SENSE as close as possible to the load to minimize the effect of IR drop between the regulator output and the load. This function applies to fixed voltages only. Adjust Input (ADJ). An external resistor divider sets the output voltage. This function applies to adjustable voltages only.
3	GND	Ground.
4	NC	Do Not Connect to this Pin.
5	EN/UVLO	Enable Input (EN). Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN. Programmable Undervoltage Lockout (UVLO). When the programmable UVLO function is used, the upper and lower thresholds are determined by the programming resistors.
6	GND	Ground.
7	PG	Power Good. This open-drain output requires an external pull-up resistor to VIN or VOUT. If the part is in shutdown, current limit, thermal shutdown, or falls below 90% of the nominal output voltage, PG immediately transitions low. If the power good function is not used, the pin may be left open or connected to ground.
8	VIN EPAD	Regulator Input Supply. Bypass VIN to GND with a 1 μ F or greater capacitor. Exposed Pad. Exposed paddle on the bottom of the package. The EPAD enhances thermal performance and is electrically connected to GND inside the package. It is highly recommended that the EPAD be connected to the ground plane on the board.

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 5\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ mA}$, $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 5. Output Voltage vs. Junction Temperature




Figure 8. Ground Current vs. Junction Temperature




Figure 6. Output Voltage vs. Load Current




Figure 9. Ground Current vs. Load Current




Figure 7. Output Voltage vs. Input Voltage




Figure 10. Ground Current vs. Input Voltage




Figure 11. Shutdown Current vs. Temperature at Various Input Voltages




Figure 14. Ground Current vs. Input Voltage (in Dropout)




Figure 12. Dropout Voltage vs. Load Current




Figure 15. Output Voltage vs. Junction Temperature, $V_{OUT} = 5\text{ V}$




Figure 13. Output Voltage vs. Input Voltage (in Dropout)






















Figure 16. Output Voltage vs. Load Current, $V_{OUT} = 5\text{ V}$

Figure 17. Output Voltage vs. Input Voltage, $V_{OUT} = 5\text{ V}$ Figure 20. Ground Current vs. Input Voltage, $V_{OUT} = 5\text{ V}$ Figure 18. Ground Current vs. Junction Temperature, $V_{OUT} = 5\text{ V}$ Figure 21. Dropout Voltage vs. Load Current, $V_{OUT} = 5\text{ V}$ Figure 19. Ground Current vs. Load Current, $V_{OUT} = 5\text{ V}$ Figure 22. Output Voltage vs. Input Voltage (in Dropout), $V_{OUT} = 5\text{ V}$

Figure 23. Ground Current vs. Input Voltage (in Dropout), $V_{OUT} = 5V$ Figure 26. Output Voltage vs. Input Voltage, $V_{OUT} = 1.8V$ Figure 24. Output Voltage vs. Junction Temperature, $V_{OUT} = 1.8V$ Figure 27. Ground Current vs. Junction Temperature, $V_{OUT} = 1.8V$ Figure 25. Output Voltage vs. Load Current, $V_{OUT} = 1.8V$ Figure 28. Ground Current vs. Load Current, $V_{OUT} = 1.8V$

Figure 29. Ground Current vs. Input Voltage, $V_{OUT} = 1.8\text{ V}$ Figure 32. Output Voltage vs. Input Voltage, $V_{OUT} = 5\text{ V}$, AdjustableFigure 30. Output Voltage vs. Junction Temperature, $V_{OUT} = 5\text{ V}$, AdjustableFigure 33. Reverse Input Current vs. Temperature, $V_{IN} = 0\text{ V}$, Different Voltages on V_{OUT} Figure 31. Output Voltage vs. Load Current, $V_{OUT} = 5\text{ V}$, AdjustableFigure 34. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 1.8\text{ V}$, $V_{IN} = 3.3\text{ V}$




Figure 35. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 3.3\text{ V}$, $V_{IN} = 4.8\text{ V}$




Figure 38. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 5\text{ V}$, $V_{IN} = 6.5\text{ V}$




Figure 36. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 3.3\text{ V}$, $V_{IN} = 4.3\text{ V}$




Figure 39. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 5\text{ V}$, $V_{IN} = 6\text{ V}$




Figure 37. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 3.3\text{ V}$, $V_{IN} = 3.8\text{ V}$










Figure 40. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 5\text{ V}$, $V_{IN} = 5.5\text{ V}$

Figure 41. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 5\text{ V}$, $V_{IN} = 5.3\text{ V}$ Figure 44. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 5\text{ V}$, $V_{IN} = 6\text{ V}$, Adjustable with Noise Reduction CircuitFigure 42. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 5\text{ V}$, $V_{IN} = 5.2\text{ V}$ Figure 45. Power Supply Rejection Ratio vs. Headroom Voltage, 100 Hz, $V_{OUT} = 5\text{ V}$ Figure 43. Power Supply Rejection Ratio vs. Frequency, $V_{OUT} = 5\text{ V}$, $V_{IN} = 6\text{ V}$, AdjustableFigure 46. Power Supply Rejection Ratio vs. Headroom Voltage, 1 kHz, $V_{OUT} = 5\text{ V}$




Figure 47. Power Supply Rejection Ratio vs. Headroom Voltage, 10 kHz, $V_{OUT} = 5\text{ V}$




Figure 50. Output Noise Spectral Density, $I_{LOAD} = 10\text{ mA}$, $C_{OUT} = 1\text{ }\mu\text{F}$




Figure 48. Power Supply Rejection Ratio vs. Headroom Voltage, 100 kHz, $V_{OUT} = 5\text{ V}$




Figure 51. Load Transient Response, C_{IN} , $C_{OUT} = 1\text{ }\mu\text{F}$, $I_{LOAD} = 1\text{ mA to }300\text{ mA}$, $V_{OUT} = 1.8\text{ V}$, $V_{IN} = 5\text{ V}$




Figure 49. Output Noise vs. Load Current and Output Voltage, $C_{OUT} = 1\text{ }\mu\text{F}$




Figure 52. Load Transient Response, C_{IN} , $C_{OUT} = 1\text{ }\mu\text{F}$, $I_{LOAD} = 1\text{ mA to }300\text{ mA}$, $V_{OUT} = 3.3\text{ V}$, $V_{IN} = 5\text{ V}$




Figure 53. Load Transient Response, $C_{IN}, C_{OUT} = 1 \mu F$, $I_{LOAD} = 1 \text{ mA}$ to 300 mA , $V_{OUT} = 5 \text{ V}$, $V_{IN} = 7 \text{ V}$




Figure 55. Line Transient Response, $C_{IN}, C_{OUT} = 1 \mu F$, $I_{LOAD} = 300 \text{ mA}$, $V_{OUT} = 3.3 \text{ V}$




Figure 54. Line Transient Response, $C_{IN}, C_{OUT} = 1 \mu F$, $I_{LOAD} = 300 \text{ mA}$, $V_{OUT} = 1.8 \text{ V}$




Figure 56. Line Transient Response, $C_{IN}, C_{OUT} = 1 \mu F$, $I_{LOAD} = 300 \text{ mA}$, $V_{OUT} = 5 \text{ V}$




Figure 57. Line Transient Response, $C_{IN} = 1\mu F$, $I_{LOAD} = 1mA$, $V_{OUT} = 1.8V$




Figure 59. Line Transient Response, $C_{IN} = 1\mu F$, $I_{LOAD} = 1mA$, $V_{OUT} = 5V$




Figure 58. Line Transient Response, $C_{IN} = 1\mu F$, $I_{LOAD} = 1mA$, $V_{OUT} = 3.3V$

THEORY OF OPERATION

The **ADP7102** is a low quiescent current, low-dropout linear regulator that operates from 3.3 V to 20 V and provides up to 300 mA of output current. Drawing a low 750 μ A of quiescent current (typical) at full load makes the **ADP7102** ideal for battery-operated portable equipment. Typical shutdown current consumption is 40 μ A at room temperature.

Optimized for use with small 1 μ F ceramic capacitors, the **ADP7102** provides excellent transient performance.




Figure 60. Fixed Output Voltage Internal Block Diagram




Figure 61. Adjustable Output Voltage Internal Block Diagram

Internally, the **ADP7102** consists of a reference, an error amplifier, a feedback voltage divider, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback voltage from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, allowing more current to pass and increasing the output voltage. If the feedback voltage

is higher than the reference voltage, the gate of the PMOS device is pulled higher, allowing less current to pass and decreasing the output voltage.

The **ADP7102** is available in 7 fixed output voltage options, ranging from 1.8 V to 9 V and in an adjustable version with an output voltage that can be set to between 1.22 V and 19 V by an external voltage divider. The output voltage can be set according to the following equation:

$$V_{OUT} = 1.22 \text{ V} (1 + R1/R2)$$




Figure 62. Typical Adjustable Output Voltage Application Schematic

The value of R2 should be less than 200 k Ω to minimize errors in the output voltage caused by the ADJ pin input current. For example, when R1 and R2 each equal 200 k Ω , the output voltage is 2.44 V. The output voltage error introduced by the ADJ pin input current is 2 mV or 0.08%, assuming a typical ADJ pin input current of 10 nA at 25°C.

The **ADP7102** uses the EN/UVLO pin to enable and disable the VOUT pin under normal operating conditions. When EN/UVLO is high, VOUT turns on, when EN is low, VOUT turns off. For automatic startup, EN/UVLO can be tied to VIN.

The **ADP7102** incorporates reverse current protections circuitry that prevents current flow backwards through the pass element when the output voltage is greater than the input voltage. A comparator senses the difference between the input and output voltages. When the difference between the input voltage and output voltage exceeds 55 mV, the body of the PFET is switched to VOUT and turned off or opened. In other words, the gate is connected to VOUT.

APPLICATIONS INFORMATION

CAPACITOR SELECTION

Output Capacitor

The ADP7102 is designed for operation with small, space-saving ceramic capacitors but functions with most commonly used capacitors as long as care is taken with regard to the effective series resistance (ESR) value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 1 μF capacitance with an ESR of 0.2 Ω or less is recommended to ensure the stability of the ADP7102. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP7102 to large changes in load current. Figure 63 shows the transient responses for an output capacitance value of 1 μF .




Figure 63. Output Transient Response, $V_{\text{OUT}} = 1.8\text{ V}$, $C_{\text{OUT}} = 1\text{ }\mu\text{F}$

Input Bypass Capacitor

Connecting a 1 μF capacitor from VIN to GND reduces the circuit sensitivity to printed circuit board (PCB) layout, especially when long input traces or high source impedance are encountered. If greater than 1 μF of output capacitance is required, the input capacitor should be increased to match it.

Input and Output Capacitor Properties

Any good quality ceramic capacitors can be used with the ADP7102, as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V to 50 V are recommended. Y5V and Z5U dielectrics are not recommended, due to their poor temperature and dc bias characteristics.

Figure 64 depicts the capacitance vs. voltage bias characteristic of an 0402, 1 μF , 10 V, X5R capacitor. The voltage stability of a capacitor is strongly influenced by the capacitor size and voltage rating. In general, a capacitor in a larger package or higher voltage rating exhibits better stability. The temperature variation of the X5R dielectric is $\sim \pm 15\%$ over the -40°C to $+85^\circ\text{C}$ temperature range and is not a function of package or voltage rating.




Figure 64. Capacitance vs. Voltage Characteristic

Use Equation 1 to determine the worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage.

$$C_{\text{EFF}} = C_{\text{BIAS}} \times (1 - \text{TEMPCO}) \times (1 - \text{TOL}) \quad (1)$$

where:

C_{BIAS} is the effective capacitance at the operating voltage.
 TEMPCO is the worst-case capacitor temperature coefficient.
 TOL is the worst-case component tolerance.

In this example, the worst-case temperature coefficient (TEMPCO) over -40°C to $+85^\circ\text{C}$ is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C_{BIAS} is 0.94 μF at 1.8 V, as shown in Figure 64.

Substituting these values in Equation 1 yields

$$C_{\text{EFF}} = 0.94\text{ }\mu\text{F} \times (1 - 0.15) \times (1 - 0.1) = 0.719\text{ }\mu\text{F}$$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP7102, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.

PROGRAMMABLE UNDERVOLTAGE LOCKOUT (UVLO)

The ADP7102 uses the EN/UVLO pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 65, when a rising voltage on EN crosses the upper threshold, VOUT turns on. When a falling voltage on EN/UVLO crosses the lower threshold, VOUT turns off. The hysteresis of the EN/UVLO threshold is determined by the Thevenin equivalent resistance in series with the EN/UVLO pin.




Figure 65. Typical V_{OUT} Response to EN Pin Operation

The upper and lower thresholds are user programmable and can be set using two resistors. When the EN/UVLO pin voltage is below 1.22 V, the LDO is disabled. When the EN/UVLO pin voltage transitions above 1.22 V, the LDO is enabled and 10 μ A hysteresis current is sourced out of the pin raising the voltage, thus providing threshold hysteresis. Typically, two external resistors program the minimum operational voltage for the LDO. The resistance values, R1 and R2 can be determined from:

$$R1 = V_{HYS}/10 \mu A$$

$$R2 = 1.22 V \times R1/(V_{IN} - 1.22 V)$$

where:

V_{IN} is the desired turn-on voltage.

V_{HYS} is the desired EN/UVLO hysteresis level.

Hysteresis can also be achieved by connecting a resistor in series with EN/UVLO pin. For the example shown in Figure 66, the enable threshold is 2.44 V with a hysteresis of 1 V.




Figure 66. Typical EN Pin Voltage Divider

Figure 65 shows the typical hysteresis of the EN/UVLO pin. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The ADP7102 uses an internal soft-start to limit the inrush current when the output is enabled. The start-up time for the 3.3 V option is approximately 580 μ s from the time the EN active threshold is crossed to when the output reaches 90% of its final value. As shown in Figure 67, the start-up time is dependent on the output voltage setting.




Figure 67. Typical Start-Up Behavior

POWER GOOD FEATURE

The ADP7102 provides a power good pin (PG) to indicate the status of the output. This open-drain output requires an external pull-up resistor to VOUT. If the part is in shutdown mode, current-limit mode, or thermal shutdown, or if it falls below 90% of the nominal output voltage, the power-good pin (PG) immediately transitions low. During soft-start, the rising threshold of the power-good signal is 93.5% of the nominal output voltage.

The open-drain output is held low when the ADP7102 has sufficient input voltage to turn on the internal PG transistor. The PG transistor is terminated via a pull-up resistor to VOUT or VIN.

Power-good accuracy is 93.5% of the nominal regulator output voltage when this voltage is rising, with a 90% trip point when this voltage is falling. Regulator input voltage brownouts or glitches trigger power no good signals if VOUT falls below 90%.

A normal power-down causes the power good signal to go low when VOUT drops below 90%.

Figure 68 and Figure 69 show the typical power good rising and falling threshold over temperature.




Figure 68. Typical Power Good Threshold vs. Temperature, VOUT Rising




Figure 69. Typical Power Good Threshold vs. Temperature, VOUT Falling

NOISE REDUCTION OF THE ADJUSTABLE ADP7102

The ultralow output noise of the fixed output ADP7102 is achieved by keeping the LDO error amplifier in unity gain and setting the reference voltage equal to the output voltage. This architecture does not work for an adjustable output voltage LDO. The adjustable output ADP7102 uses the more conventional architecture where the reference voltage is fixed and the error amplifier gain is a function of the output voltage. The disadvantage of the conventional LDO architecture is that the output voltage noise is proportional to the output voltage.

The adjustable LDO circuit may be modified slightly to reduce the output voltage noise to levels close to that of the fixed output ADP7102. The circuit shown in Figure 70 adds two additional components to the output voltage setting resistor divider. CNR and RNR are added in parallel with RFB1 to reduce the ac gain of the error amplifier. RNR is chosen to be equal to RFB2; this limits the ac gain of the error amplifier to approximately 6 dB. The actual gain is the parallel combination of RNR and RFB1, divided by RFB2. This ensures that the error amplifier always operates at greater than unity gain.

CNR is chosen by setting the reactance of CNR equal to RFB1 – RNR at a frequency between 50 Hz and 100 Hz. This sets the frequency where the ac gain of the error amplifier is 3 dB down from its dc gain.




Figure 70. Noise Reduction Modification to Adjustable LDO

The noise of the adjustable LDO can be found by using the following formula, assuming the noise of a fixed output LDO is approximately 15 μV.

$$15\mu\text{V} \times \sqrt{1 + \left(\left(\frac{1}{1/13\text{k}\Omega + 1/40.2\text{k}\Omega} \right) / 13\text{k}\Omega \right)}$$

Based on the component values shown in Figure 70, the ADP7102 has the following characteristics:

- DC gain of 4.09 (12.2 dB)
- 3 dB roll off frequency of 59 Hz
- High frequency ac gain of 1.76 (4.89 dB)
- Noise reduction factor of 1.33 (2.59 dB)
- RMS noise of the adjustable LDO without noise reduction of 27.8 μV rms
- RMS noise of the adjustable LDO with noise reduction (assuming 15 μV rms for fixed voltage option) of 19.95 μV rms

CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP7102 is protected against damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP7102 is designed to current limit when the output load reaches 400 mA (typical). When the output load exceeds 400 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and/or high power dissipation) when the junction temperature starts to rise above 150°C, the output is turned off, reducing the output current to zero. When the junction temperature drops below 135°C, the output is turned on again, and output current is restored to its operating value.

Consider the case where a hard short from VOUT to ground occurs. At first, the ADP7102 current limits, so that only 400 mA is conducted into the short. If self heating of the junction is great enough to cause its temperature to rise above 150°C, thermal shutdown activates, turning off the output and reducing the output current to zero. As the junction temperature cools and drops below 135°C, the output turns on and conducts 400 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C causes a current oscillation between 400 mA and 0 mA that continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For reliable operation, device power dissipation must be externally limited so the junction temperature does not exceed 125°C.

THERMAL CONSIDERATIONS

In applications with low input-to-output voltage differential, the ADP7102 does not dissipate much heat. However, in applications with high ambient temperature and/or high input voltage, the heat dissipated in the package may become large enough that it causes the junction temperature of the die to exceed the maximum junction temperature of 125°C.

When the junction temperature exceeds 150°C, the converter enters thermal shutdown. It recovers only after the junction temperature has decreased below 135°C to prevent any permanent damage. Therefore, thermal analysis for the chosen application is very important to guarantee reliable performance over all conditions. The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 2.

To guarantee reliable operation, the junction temperature of the ADP7102 must not exceed 125°C. To ensure that the junction temperature stays below this maximum value, the user must be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{JA}). The θ_{JA} number is dependent on the package assembly compounds that are used and the amount of copper used to solder the package GND pins to the PCB.

Table 6 shows typical θ_{JA} values of the 8-lead SOIC and 8-lead LFCSP packages for various PCB copper sizes. Table 7 shows the typical Ψ_{JB} values of the 8-lead SOIC and 8-lead LFCSP.

Table 6. Typical θ_{JA} Values

Copper Size (mm ²)	θ_{JA} (°C/W)	
	LFCSP	SOIC
25 ¹	165.1	167.8
100	125.8	111
500	68.1	65.9
1000	56.4	56.1
6400	42.1	45.8

¹ Device soldered to minimum size pin traces.

Table 7. Typical Ψ_{JB} Values

Model	Ψ_{JB} (°C/W)
LFCSP	15.1
SOIC	31.3

The junction temperature of the ADP7102 is calculated from the following equation:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (2)$$

where:

T_A is the ambient temperature.

P_D is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND}) \quad (3)$$

where:

I_{LOAD} is the load current.







I_{GND} is the ground current.

V_{IN} and V_{OUT} are input and output voltages, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$T_J = T_A + \{[(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA}\} \quad (4)$$

As shown in Equation 4, for a given ambient temperature, input-to-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. Figure 71 to Figure 78 show junction temperature calculations for different ambient temperatures, power dissipation, and areas of PCB copper.

Figure 71. LFCSP, $T_A = 25^{\circ}\text{C}$ Figure 74. SOIC, $T_A = 25^{\circ}\text{C}$ Figure 72. LFCSP, $T_A = 50^{\circ}\text{C}$ Figure 75. SOIC, $T_A = 50^{\circ}\text{C}$ Figure 73. LFCSP, $T_A = 85^{\circ}\text{C}$ Figure 76. SOIC, $T_A = 85^{\circ}\text{C}$

In the case where the board temperature is known, use the thermal characterization parameter, Ψ_{JB} , to estimate the junction temperature rise (see Figure 77 and Figure 78). Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the following formula:

$$T_J = T_B + (P_D \times \Psi_{JB})$$

(5)

The typical value of Ψ_{JB} is 15.1°C/W for the 8-lead LFCSP package and 31.3°C/W for the 8-lead SOIC package.




Figure 77. LFCSP




Figure 78. SOIC

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the [ADP7102](#). However, as listed in Table 6, a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Place the input capacitor as close as possible to the VIN and GND pins. Place the output capacitor as close as possible to the VOUT and GND pins. Use of 0805 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited.




Figure 79. Example LFCSP PCB Layout






Figure 80. Example SOIC PCB Layout

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-229-WEED-4

Figure 81. 8-Lead Lead Frame Chip Scale Package [LFCSP_WD]
 3 mm × 3 mm Body, Very Very Thin, Dual Lead
 (CP-8-5)
 Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-A A

Figure 82. 8-Lead Standard Small Outline Package, with Exposed Pad [SOIC_N_EP]
 Narrow Body
 (RD-8-2)
 Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Output Voltage (V) ^{2, 3}	Package Description	Package Option	Branding
ADP7102ACPZ-R7	–40°C to +125°C	Adjustable	8-Lead LFCSP_WD	CP-8-5	LHO
ADP7102ACPZ-1.5-R7	–40°C to +125°C	1.5	8-Lead LFCSP_WD	CP-8-5	LJV
ADP7102ACPZ-1.8-R7	–40°C to +125°C	1.8	8-Lead LFCSP_WD	CP-8-5	LJW
ADP7102ACPZ-2.5-R7	–40°C to +125°C	2.5	8-Lead LFCSP_WD	CP-8-5	LJZ
ADP7102ACPZ-3.0-R7	–40°C to +125°C	3.0	8-Lead LFCSP_WD	CP-8-5	LKO
ADP7102ACPZ-3.3-R7	–40°C to +125°C	3.3	8-Lead LFCSP_WD	CP-8-5	LK1
ADP7102ACPZ-5.0-R7	–40°C to +125°C	5	8-Lead LFCSP_WD	CP-8-5	LK2
ADP7102ACPZ-9.0-R7	–40°C to +125°C	9	8-Lead LFCSP_WD	CP-8-5	LLC
ADP7102ARDZ-R7	–40°C to +125°C	Adjustable	8-Lead SOIC_N_EP	RD-8-2	
ADP7102ARDZ-1.5-R7	–40°C to +125°C	1.5	8-Lead SOIC_N_EP	RD-8-2	
ADP7102ARDZ-1.8-R7	–40°C to +125°C	1.8	8-Lead SOIC_N_EP	RD-8-2	
ADP7102ARDZ-2.5-R7	–40°C to +125°C	2.5	8-Lead SOIC_N_EP	RD-8-2	
ADP7102ARDZ-3.0-R7	–40°C to +125°C	3.0	8-Lead SOIC_N_EP	RD-8-2	
ADP7102ARDZ-3.3-R7	–40°C to +125°C	3.3	8-Lead SOIC_N_EP	RD-8-2	
ADP7102ARDZ-5.0-R7	–40°C to +125°C	5	8-Lead SOIC_N_EP	RD-8-2	
ADP7102ARDZ-9.0-R7	–40°C to +125°C	9	8-Lead SOIC_N_EP	RD-8-2	
ADP7102CP-EVALZ		3.3	LFCSP Evaluation Board		
ADP7102RD-EVALZ		3.3	SOIC Evaluation Board		
ADP7102CPZ-REDYKIT			LFCSP REDYKIT		
ADP7102RDZ-REDYKIT			SOIC REDYKIT		

¹ Z = RoHS Compliant Part.² For additional voltage options, contact a local Analog Devices, Inc., [sales or distribution representative](#).³ The ADP7102CP-EVALZ and ADP7102RD-EVALZ evaluation boards are preconfigured with a 3.3 V [ADP7102](#).

NOTES

NOTES