LMS7002M





SUMMARY FEATURES

- Field Programmable Radio Frequency (FPRF) chip
- Dual transceiver ideal for MIMO
- User programmable on the fly
- Continuous coverage of the 100 kHz 3.8 GHz RF frequency range
- Digital interface to baseband with on chip integrated 12 bit D/A and A/D converters
- Programmable RF modulation bandwidth up to 120 MHz using analog interface
- Programmable RF modulation bandwidth up to 56 MHz using digital interface
- Supports both TDD and full duplex FDD
- LimeLight™ digital IQ interface JEDEC JESD207 TDD and FDD compliant
- Transceiver Signal Processor block employs advanced techniques for enhanced performance
- Single chip supports 2x2 MIMO. Multiple chips can be used to implement higher order MIMO
- On-chip RF calibration circuitry
- Fully differential baseband signals, analog IQ
- Few external components
- Low voltage operation, 1.25, 1.4 and 1.8V. Integrated LDOs to run on a single 1.8V supply voltage

FPRF MIMO Transceiver IC With Integrated Microcontroller

- On chip integrated microcontroller for simplified calibration, tuning and control
- Integrated clock PLL for flexible clock generation and distribution
- User definable analog and digital filters for customised filtering
- RF and base band Received Signal Strength Indicator (RSSI)
- 261 pin aQFN 11.5x11.5 mm package
- Power down option
- Serial port interface
- Low power consumption, typical 880mW in full 2x2 MIMO mode (550mW in SISO mode) using external LDOs
- Multiple bypass modes for greater flexibility

APPLICATIONS

- Broad band wireless communications
- GSM, CDMA2000, TD-SCDMA, WCDMA/HSPA, LTE
- IEEE® xxx.xxx radios
- WiFi operating in the Whitespace frequencies
- Software Defined Radio (SDR)
 - Cognitive Radio
 - Unmanned Aerial Vehicle (UAV)
 - Other Whitespace applications




Figure 1: Functional block diagram



GENERAL DESCRIPTION

LMS7002M is a fully integrated, multi-band, multi-standard RF transceiver that is highly programmable. It combines Low Noise Amplifiers (RXLNA), TX Power Amplifier Divers (TXPAD) receiver/transmitter (RX/TX) mixers, RX/TX filters, synthesizers, RX gain control, TX power control, the analog-to-digital and digital-to-analog convertors (ADC/DACs) and has been designed to require very few external components.

The top level architecture of LMS7002M transceiver is shown in Figure 1. The chip contains two transmit and two receive chains for achieving a Multiple In Multiple Out (MIMO) platform. Both transmitters share one PLL and both receivers share another. Transmit and receive chains are all implemented as zero Intermediate Frequency (zero IF or ZIF) architectures providing up to 112MHz RF modulation bandwidths (equivalent to 56MHz baseband IQ bandwidth). For the purpose of simplifying this document, the explanation for the functionality and performance of the chip is based on one transmit and one receive circuitry, given that the other two work in exact the same manner.

On the transmit side, In-phase and Quadrature IQ DAC data samples, from the base band processor, are provided to the LMS7002M via the LimeLight™ digital IQ interface. LimeLight™ implements the JESD207 standard IQ interface protocol as well as de facto IQ multiplexed standard. JESD207 is Double Data Rate (DDR) by definition. In IQ multiplexed mode LimeLight™ also supports Single Data Rate (SDR). The IQ samples are then pre-processed by the digital Transceiver Signal Processor (TSP) for minimum analog / RF distortion and applied to the on chip transmit DACs. The DACs generate analog IQ signals which are provided for further processing to the analog/RF section. Transmit low pass filters (TXLPF) remove the images generated by zero hold effect of the DACs, as well as the DAC out-of-band noise. The analog IQ signals are then mixed with the transmit PLL (TXPLL) output to produce a modulated RF signal. This RF signal is then amplified by one of two separate / selectable power amplifier drivers and two opendrain differential outputs are provided as RF output for each MIMO path.

Transmitter gain control range of 70 dB is provided by integrated digital TSP and TXPAD. Both stages have 1 dB gain step control.

The LMS7002M provides an RF loop back option which enables the TX RF signal to be fed back into the baseband for calibration and test purposes. The RF loop back signal is amplified by the loopback amplifier in order to increase the dynamic range of the loop.

There are two additional loop back options implemented, one is an analog base band (BB) loop back and another is a digital loop back (DLB) as shown in Figure 1. The analog loop back is intended for testing while the DLB can be used to verify the LMS7002M connectivity to base band, FPGA, DSP or any other digital circuitry.

On the receive side, three separate inputs are provided each with a dedicated LNA optimised for narrow or wide band operation. Each port RF signal is first amplified by a programmable low noise amplifier (RXLNA). The RF signal is then mixed with the receive PLL (RXPLL) output to directly down convert to baseband. AGC steps can be implemented by a BB transimpedance amplifier (RXITA) prior to the programmable bandwidth low pass channel select filters (RXLPF). The received IQ signal is further amplified by a programmable gain amplifier RXPGA. DC offset is applied at the input of RXTIA to prevent saturation and to preserve the receive ADC's dynamic range. The resulting analog receive ADCs. Following the ADCs, the signal conditioning is performed by the digital Transceiver Signal Processor (TSP) and the resulting signals are then provided to the BB via the LimeLight[™] digital IQ interface.

The analog receive signals can also be provided off chip at RXOUTI and RXOUTQ pins by closing the RXOUT switch. In this case it is possible to power down the on chip ADCs/TSP and use external parts which can be very useful for more resource demanding applications or where higher signal resolution is required. A similar option is also available on the TX side where the analog signal can be processed by external components. The on chip DACs/TSP can be powered down and analog inputs can be provided at TXINI and TXINQ pins.

Parameter	Min.	Тур.	Max.	Unit	Condition/Comment
Operating Temperature Range	-40	25	85	°C	
Storage Temperature Range	-65	25	150	°C	
Operating Frequency Range	30 0.1		3800 3800	MHz	Extended by TSP NCOs
Baseband Bandwidth	56		120	MHz	
Frequency Resolution			24.8	Hz	Using 52 MHz PLL reference clock
Analog Supply Voltage, High (VDDAH)	1.71	1.8	1.89	V	Used for TXPAD
Analog Supply Voltage, Medium (VDDAM)	1.33	1.4	1.47	V	Generated using integrated low-dropout regulators (LDOs)
Analog Supply Voltage, Low (VDDAL)	1.2	1.25	1.3	V	Generated using integrated LDOs
Digital Supply Voltage	1.1	1.2	1.3	V	Generated using integrated LDOs
TX Supply Current		350		mA	At -7 dBm output power, 2x2 MIMO, including the DACs and TSP
RX Supply Current		420		mA	For 2x2 MIMO, including the ADCs and TSP
Digital Peripheral (IO) Supply Voltage	2.5	2.7	3.6	V	
Maximum RF Output Power		0		dBm	Continuous Wave
TX Output Maximum RF Power (CW)	10			dBm	
PLL Reference Clock	10		52	MHz	
Interpolation/Decimation digital filters stop band suppression		108		dB	

Table 1: General specifications



Parameter	Min.	Тур.	Max.	Unit	Condition/Comment
RF channel frequency range	30 0.1		3800 3800	MHz	Extended by TSP NCOs
Transmit Analog Input Impedance		400		Ohms	Differential, programmable
Transmit Load Impedance at the output pins		40		Ohms	Differential, for maximum OIP3
Transmit Differential I and Q Input Current		625		uA	Differential Common mode
Transmit Gain Control Range		70		dB	TSP and TXVGA2
Transmit Gain Control Step		1		dB	
TX Local Oscillator (LO) Leakage		-60		dBc	Calibrated
RXLNAL Frequency Range	0.1		2000	MHz	Narrow band tunable, set by external matching circuit
RXLNAH Frequency Range	0.1		3800	MHz	Narrow band tuneable, set by external matching circuit
RXLNAW Frequency Range	0.1		3800	MHz	Broad band tuneable, set by external matching circuit
Noise Figure		2.0 2.5 3.5		dB	at 0.95GHz at 2GHz at 3.8GHz
2 rd Order Input Intercept Point		50		dBm	Total receiver gain ~50 dB or more, Noise Figure <3.5 dB in all bands. Two tone signals out of band.
3 rd Order Input Intercept Point		4		dBm	Total receiver gain ~50 dB or more, Noise Figure <3.5 dB in all bands. Two tone signals out of band.
Receive Gain Control Range		70		dB	RXLNA, RXTIA, RXPGA, RXTSP combined
Receive Gain Control Step	0.5	1	1.5	dB	

Table 2: General RF specifications

Two transmitter outputs (TXOUT1, TXOUT2) and three receiver inputs (RXINL, RXINH, RXINW) are provided to facilitate multi-band multi-standard operation.

The functionality of the LMS7002M is fully controlled by a set of internal registers which can be accessed through a serial port and rapidly reprogrammed on the fly for advanced system architectures.

In order to enable full duplex operation, LMS7002M contains two separate synthesisers (TXPLL, RXPLL) both driven from the same reference clock source PLLCLK.

TX GAIN CONTROL

The LMS7002M transmitter has two programmable gain stages, where the TSP provides digital gain control and the TXPAD gives programmable gain of the RF signal.




Figure 2: TX analog/RF gain control architecture

Parameter	Min.	Тур.	Max.	Unit	Condition/Comment
Digital TSP Gain Control Range		15		dB	In steps of 1 LSB digital gain control
TXPAD Gain Control Range		55		dB	
TXPAD Gain Step Size		1		dB	for the higher 10 steps
TXPAD Gain Step Size		2		dB	for the lower 20 steps

Table 3: TX gain control



RX GAIN CONTROL

The LMS7002M receiver has three gain control elements, RXLNA, RXTIA, and RXPGA.

RXLNA gain control consists of 30 dB with 1 dB steps at high gain settings and 3 dB steps at low gain settings for AGC when large adjacent channel blockers are present and a reduction in system noise figure (NF) is acceptable.

RXTIA offers 3 dB of control range. RXTIA is intended for AGC steps needed to reduce system gain prior to the channel filters when large in band blockers are present. This gain can be under the control of the baseband or fixed on calibration.

RXPGA provides gain control for the AGC if a constant RX signal level at the ADC input is required. It has a 32 dB gain range control in 1 dB steps.





Figure 3: RX gain control architecture

Parameter	Min.	Тур.	Max.	Unit	Condition/Comment
RXLNA Gain Control Range		30		dB	1 and 3 dB steps
RXTIA Gain Control Range		3		dB	
RXPGA Gain Control Range		32		dB	
RXPGA Gain Step Size		1		dB	



SYNTHESISERS

The LMS7002M has two low phase noise synthesizers to enable full duplex operation and both are capable of output frequencies up to 3.8 GHz. Each synthesizer uses fractional-N PLL architecture as shown in Figure 4. The same reference frequency is used for both synthesizers and is flexible between 10 to 52 MHz clock frequencies. The synthesizers produce complex outputs with suitable levels to drive IQ mixers in both the TX and the RX paths. The transmit PLL could also be routed via switches to the receive PLL so as to offer phase coherent operation in TDD mode.

The LMS7002M can accept clipped sine as well as CMOS level signals for the PLL reference clock. Both DC and AC coupling are supported as shown in Figure 5. Internal buffer self-biasing must be enabled for AC coupling mode. The PLL reference clock input can also be low voltage CMOS (<1.2V) which is implemented by lowering the clock buffer supply.




Figure 4: PLL architecture




Figure 5: PLL reference clock input buffer, (a) DC coupled (b) AC coupled



Parameter	Min.	Тур.	Max.	Unit	Condition/Comment
Output Frequency Range	30	Typ.	3800	MHz	
Reference Amplitude	0.2	0.8	2.7	Vpp	At PVDD>2.7V
Reference Frequency	10	0.0	52	MHz	For continuous LO frequency range
Frequency Resolution	10		24.8	Hz	Using 52 MHz PLL reference clock
850 MHz Phase Noise 1 kHz offset 5 kHz offset 10 kHz offset 100 kHz offset 30 MHz offset 2.0 GHz Phase Noise 1 kHz offset		-96 -97 -99 -107 -131 -158 -91	24.0	dBc/Hz	
5 kHz offset 10 kHz offset 100 kHz offset 1 MHz offset 30 MHz offset		-92 -92 -102 -127 -158		dBc/Hz	
2.7 GHz Phase Noise 1 kHz offset 5 kHz offset 10 kHz offset 100 kHz offset 1 MHz offset 30 MHz offset		-87 -88 -92 -98 -123 -158		dBc/Hz	
 3.5 GHz Phase Noise 1 kHz offset 5 kHz offset 10 kHz offset 100 kHz offset 1 MHz offset 30 MHz offset 		-74 -80 -83 -85 -120 -152		dBc/Hz	
Reference Spurious Outputs		-70	-68	dBc	
Other Spurious Outputs		-60	-55	dBc	
850 MHz IQ Phase Error		0.8	1	degrees	
2000 MHz IQ Phase Error		2		degrees	
3500 MHz IQ Phase Error		3		degrees	After calibration
IQ Amplitude Error		+/- 0.1	+/- 0.2	dB	
PLL settling time		50	150	μs	loop BW=70 kHz

Table 5: Synthesizer specifications

RF PORTS

LMS7002M has two transmitter outputs and three receiver inputs for each of the dual transceivers.

The optimum transmitter output load is 40Ω differential at the output pads. The final stage amplifiers are open drain and require +1.8V voltage supply.

The receiver inputs are common-source with different inductive degeneration, optimized for different frequency bands. They need to be externally matched for optimized narrowband performance or broadband utilizing a wideband transformer.

TX and RX LOW PASS FILTERS

LMS7002M integrates selective low pass filters in both the TX and RX paths. Filters have programmable pass band in order to provide more flexibility on the DAC/ADC clock frequency and also to provide adjacent channel rejection in the receive chain. The complete filtering function is a combination of analog filtering and digital TSP filtering. Analog filters are tunable from 0.7 MHz to 108 MHz. Figures 6, 7, 8, 9 10 and 11

illustrate the analog tunable filter bandwidths. The digital filters provide a lower pass band of 0.7 MHz. Using such mixed mode filtering (digital and analog) provides 60 dB anti alias performance and 40 dB adjacent channel rejection as the worst case scenario. Obviously, the lower pass band and/or higher decimation will give better results. The TX filtering chain works in the same manner.




Figure 6: TX analog filtering chain






Figure 7: RX analog filtering chain




Figure 8: Analog TX LPFH amplitude response




Figure 9: Analog TX LPFL amplitude response




Figure 10: Analog RX LPFH amplitude response




Figure 11: Analog RX LPFL amplitude response

CALIBRATION AND INITIALIZATION

There are a number of calibrations which the LMS7002M can carry out internally when instructed via the SPI. These calibrations can be initiated on power up/reset to produce optimum settings. The following calibration options are available:

- DC offset cancellation within the various blocks
- TX/RX LPF bandwidth tuning
- Transmit LO Leakage feed-through
- IQ gain and phase mismatch in both transmit and receive chains
- On-chip resistor and capacitor calibration

The DC offset cancellation is required for optimum ZIF receiver performance. The individual DC offsets in each circuit block after the LNA can dramatically increase in the baseband gain stages to a point where the DC offset can saturate the ADC, if not corrected. In the LMS7002M a DC offset DAC is implemented at the input of the LPF to remove static DC offsets. It is controlled by the DC offset calibration algorithm in the digital BB modem.

The LPF bandwidth tuning calibration enables the corner frequency to be set for optimum filter attenuation and minimum group delay distortion.

Transmit LO leakage feed-through (LOFT) cancellation is necessary for maximizing transmit signal to noise ratio (SNR) over the entire transmit power control range. In the LMS7002M this calibration is performed by looping back the transmit leakage signal and monitoring the baseband tone with the ADCs shown in Figure 1. The ADCs will output a tone at $f_{TXLO}-f_{RXLO}$ frequency if LOFT is present. Once the magnitude of the LOFT is calculated by the digital RSSI block, then a calibration algorithm could be used to cancel the LOFT by applying proper offsets in the digital TSP circuit.

IQ imbalance (gain and phase error) in the transmitter and receiver are due to imbalances in the LO generation circuitry and also caused by amplitude differences in the I/Q chains. Correcting the transmit and the receive IQ quadrature errors is a two-step process. The transmit IQ imbalances are corrected first by using the power/envelop detector (PED) and bypassing the receiver. The PED output is applied to the ADCs as shown in Figure 1. The PED will generate a tone at twice the frequency of the applied baseband tone if an image is present. This information can be used by the digital modem to apply amplitude and phase corrected. This is achieved by looping back the transmit signal from the TXPAD output and passing it through the receive chain circuitry. The signal is then sampled by the ADCs and analyzed in the digital modem. After being analyzed in the digital domain the proper post-



distortion IQ calibration coefficients are calculated and applied to the receive signals within the TSP block.

Please see the "LMS7002M Programming and Calibration Guide" for more details.

TRANSCEIVER SIGNAL PROCESSOR

LMS7002M includes a high digital gate count within the Transceiver Signal Processor (TSP) block. The function of the TSP is to employ advanced digital signal processing techniques to enhance the performance of the analog/RF parts. This results in an improved performance of the overall system and a saving on total current consumption

The TSP is placed between the data converters and the LimeLightTM digital IQ interface as shown in Figure 12. Functionally, the RX and TX parts of the TSP are similar, as shown in Figure 13 and 14, respectively.




Figure 12: TSP part of the LMS7002M




Figure 14: Structure of the TXTSP

In both the TX and RX TSP blocks there are three general purpose finite impulse response (FIR) filters, G.P FIR 1, G.P. FIR 2 and G.P. FIR 3. The filter coefficients are fully programmable and the implementation does not force their impulse response to be symmetrical.

On the TX side, one of these filters could be used as a phase equalizer, which is a requirement in some communication standards such as CDMA2000. Another can be used to flatten the amplitude response of the TXLPF while the third FIR could be used to further enhance the channel filtering function of the BB modem. If phase equalization is not required then one filter can be used to minimize group delay variation of the analog TXLPF.

Possible applications of the G.P. FIR filters on the RX side are similar. One could be used to minimize group delay variation of the analog RXLPF while another could help to improve RXLPF adjacent channel rejection performance.

The interpolation block within the TXTSP takes IQ data from the BB modem and increases the data sample rate. The advantages of having interpolation are as follows. For narrow band systems (GSM/EDGE) or even moderately broad band (WCDMA, CDMA2000) modulation standards, the BB modem does not need to interpolate IQ data to the target system clock. The base band can provide output data at a much lower sample rate saving on power at the digital interface. Having a low data rate interface also simplifies the PCB design. However, the

interpolator block generates data samples at the system clock rate, so the DACs run at a high sampling rate. As the DACs are running at a high frequency, it means that the quantization noise is spread over a wider frequency range which results in a better overall SNR. Also, the image generated by the DAC zero hold effect is further away from the wanted signal hence the specification for the TXLPF can be relaxed.

The reason for having decimation in the RXTSP is similar to that of interpolation in TXTSP. The ADCs can run at high frequency, and the specification of the RXLPF used as an anti-alias filter in this case is relaxed, the G.P. FIR improves adjacent channel rejection and the decimation circuit reduces the received data sample rate before sending the data to the BB modem.

The two Numerically Controlled Oscillators (NCO) and digital complex mixer (CMIX) in the TXTSP and RXTSP paths enable the LMS7002M to run in low digital IF.

Inverse sinc filters (INVSINC) within the TXTSP chain compensate for sinx/x amplitude roll off imposed by the DACs themselves.

The Tx DC Corr block is used to cancel residual DC offset of TXLPF. It is also used to cancel TX LO leakage feed-through as mentioned earlier.



There are three sources of the DC component at the RX output. These are the residual DC offset of the RXVGAs and RXLPF, RX LO leakage feed-through and second order distortion (IP2). The Rx DC Corr blocks compensate for all of these sources of offset. The block is implemented as a real time tracking loop so any change of the RX DC due to either the signal level change, or due to RX gain change as well as any temperature effect will be tracked and cancelled automatically.

The IQ Gain Corr and IQ Phase Corr blocks correct IQ imbalance in both TXTSP and RXTSP in order to minimize the level of unwanted side band (image) component.

The last stage in the RXTSP path is a digital implementation of an Adaptive Gain Control (AGC) loop. Assuming that the BB modem does not require 12-bit full scale ADC outputs, the digital AGC block can provide a certain level of automatic gain control before the BB involves RF and IF gain stages.

More detailed descriptions of all the various TSP blocks are given in the following sections.

IQ GAIN CORRECTION

This block implements the following equation:

lout = lin*G_l Qout = Qin*G_Q

Corresponding hardware is given in Figure 15. G_l and G_Q are programmable correction factors which are altered by the BB modem to minimize any unwanted side band component. The BB modem can combine IQ gain correction and digital gain control using the same module by calculating G_l and G_Q in the following way:

 $G_I = G_I_corr * G_digi$, $G_Q = G_Q_corr * G_digi$

where G_{l_corr} and G_{Q_corr} are IQ gain correction factors and G_{digi} is the desired digital gain.




Figure 15: IQ gain correction implantation

IQ PHASE CORRECTION

IQ phase correction is in fact equivalent to vector rotation. If the quadrature phase error is α then the I and Q vectors are both rotated by $\alpha/2$ but in opposite directions hence IQ outputs of the corrector circuit are 90° phase shifted. IQ phase correction equations are given below while Figure 16 shows the hardware implementation.

$$lout = lin + Qin * tan\left(\frac{\alpha}{2}\right)$$
$$Qout = Qin + lin * tan\left(\frac{\alpha}{2}\right)$$

The value of $tan(\alpha/2)$ should be stored in the configuration register as a programmable correction parameter. The BB modem should adjust this

value to minimize the unwanted side band component. The BB modem can also use the following approximation formula:

$$\tan\left(\frac{\alpha}{2}\right) \approx \frac{\alpha}{2}$$

when α is small, which is usually the case. The IQ phase corrector of the LMS7002M is designed to correct an IQ phase error up to +/- 20°.




Figure 16: Implementation of IQ phase correction

TX DC CORRECTION

DC offset correction in the TXTSP path is achieved by using the following equation:

$$lout = lin + DC_l$$

 $Qout = Qin + DC_Q$

Here, DC_I and DC_Q are programmable DC offset correction parameters which the BB modem should adjust to minimize the TX LO leakage feed-through. This tuning should be performed after executing TXLPF DC offset cancellation. The hardware implementation is given below.




Figure 17: TX DC offset correction module

RX DC CORRECTION

As mentioned previously, there are multiple reasons for DC to appear at the RX output. The most difficult to correct, in a static manner, is the second order distortion (IP2) component which changes with the RX input level as well as the RX gain set up. Hence, a compensation loop running in real time is required to track and correct the DC at the RX output. A simple digital implementation of such a loop is given in Figure 18.

The averaging (COMB) filter calculates the DC of the corrector input and subtracts it to cancel out the offset. The loop is running all the time so any change of the RX DC due to the signal level change, RX gain change or temperature will be tracked and cancelled automatically.

The only programmable parameter in the loop is DCAVG which defines the averaging window size.






Figure 18: RX DC offset correction module

INVERSE SINC FILTER

The inverse sinc filter compensates for sinx/x amplitude roll off imposed by the DAC. The filter is designed to compensate from DC to $0.35f_s$ where f_s is the DAC sampling frequency. Impulse and amplitude responses are shown in Figure 19 and Figure 20.a respectively. Figure 20.b plots the equivalent DAC amplitude response with the inverse sinc function compensation applied. The in band (0 - $0.35f_s$) amplitude ripple is less than +/- 0.04 dB.

$$\begin{array}{rll} h(\ 0) = & 0.0101318 = \ h(\ 4) \\ h(\ 1) = & -0.0616455 = \ h(\ 3) \\ h(\ 2) = & 0.855469 \end{array}$$

Figure 19: INVSINC impulse response




Figure 20: INVSINC (a) and equivalent DAC (b) amplitude response

COMPLEX MIXER

The complex mixer used in the RXTSP and TXTSP is designed to implement the following set of equations:

$$I_{out} = I_{in} \cos \omega_c t \mp Q_{in} \sin \omega_c t ,$$

$$Q_{out} = \pm I_{in} \sin \omega_c t + Q_{in} \cos \omega_c t ,$$

where I_{in} and Q_{in} are provided from the IQ pre-processing stages while cosine and sine signals are generated by the NCO. An option to choose the sign in the mixing equations is implemented which in fact gives the ability to do up-mixing in the TX chain and down-mixing in the RX chain.

The hardware implementation is shown in Figure 21.




Figure 21: Complex mixer

NUMERICALLY CONTROLLED OSCILLATOR

The quadrature carrier signal, required to implement low digital IF, is generated by the local NCO. The internal NCO design is based on a DDFS (Direct Digital Frequency Synthesis) algorithm with a 32-bit phase accumulator, 19-bit phase precision and provides 14 bit digital sine and cosine waveforms with the spurious performance better than -114 dBc.

The carrier frequency f_c generated by the NCO is defined using the following formula:

$$f_{c} = \frac{fcw}{2^{32}} f_{clk},$$

where *fcw* represents the decimal value of the 32-bit frequency control word and f_{clk} is the NCO clock frequency.

As shown in Figure 22, carrier phase offset can also be adjusted using the 16-bit configuration parameter *pho*. The carrier phase shift is calculated as follows:

$$\varphi = 2\pi \frac{pho}{2^{16}},$$

with *pho* being the decimal value stored in the carrier phase offset register.




Figure 22: NCO architecture

Both frequency control and phase control words are easily accessible via SPI, therefore NCOs can be modulated by direct symbol insertion. Up to 16FSK or 16PSK modulations are supported.

INTERPOLATION

Interpolation within the TXTSP channel is implemented using the chain of five fixed coefficients half band FIR filters as shown in Figure 23. Each sub-filter in the chain interpolates by two. The interpolation ratio of the overall filter is set by selecting one of the sub-filter outputs and adjusting the clock rates accordingly. Hence, the interpolation ratio K can be programmed to be:



K = 1, 2, 4, 8, 16 or 32.

Interpolation by 1 is achieved by bypassing all the interpolation filters. The filters are designed to provide a wide signal pass band from DC to f_p where:

$$f_p = 0.27 \cdot \frac{f_{Clk}}{K}$$
, $K = 2, 4, 8, 16, 32.$

Figure 23: Programmable rate interpolation implemented by half band filters




Figure 24: HB1 impulse response




Figure 25: HB1 amplitude response

Only two different configurations are used within the filtering chain of Figure 23, HB1 and HB2. The impulse and amplitude response of HB1 are shown in Figure 24 and Figure 25, respectively. The remaining three filters (HB2A, HB2B and HB2C) are all the same with their coefficients and amplitude response given in Figure 26 and Figure 27, respectively. The overall interpolator provides image suppression of better than -108 dB with negligible amplitude distortion (pass band ripple is less than 10^{-5} dB).

h(0)	=	-0.00164032	=	h(14)
h(1)	=	0	=	h(13)
h(2)	=	0.0138855	=	h(12)
h(3)	=	0	=	h(11)
h(4)	=	-0.0630875	=	h(10)
h(5)	=	0	=	h(9)
h(6)	=	0.300842	=	h(8)
h(7)	=	0.5		

Figure 26: HB2 impulse response




Figure 27: HB2 amplitude response

DECIMATION

The decimation function is implemented using the same filters as in the case for interpolation although the hardware is simplified slightly by taking advantage of only having to provide every second sample at the sub-filters output. The filter chain is shown in Figure 28.




Figure 28: Programmable rate decimation implemented by half band filters

Decimation ratio K can be programmed to be:

$$K = 1, 2, 4, 8, 16 \text{ or } 32$$
.

Decimation by 1 is achieved by bypassing all the decimation filters. Decimator performance is the same as the performance of the interpolator i.e. pass band is:

$$f_p = 0.27 \cdot \frac{f_{Clk}}{K}$$
, $K = 2, 4, 8, 16, 32,$

alias suppression is better than -108 dB while in band amplitude distortion is negligible.

GENERAL PURPOSE FIR FILTERS

The LMS7002M features general purpose filters 1 and 2, which are based on a Multiply Accumulate (MAC) FIR architecture. They can implement up to a 40-tap filtering function and the coefficients are fully programmable via SPI. The hardware implementation does not impose the constraint for the filter impulse response to be symmetrical hence the filter phase response can but does not need to be ideally linear. Therefore, it can be used in general filtering, as well as nonlinear applications which can be used to implement phase equalization.

The filter coefficients are stored in five 8x16-bit internal memory banks as two's complement signed integers as shown in Figure 29 where L is related to the filter length N as follows:

$$L = \left\lceil \frac{N}{5} \right\rceil$$

Grey locations in Figure 29 highlight the memory registers which are set to zero for 5L > N.

Evidently, the number of the filter taps N is limited by the size of the coefficients memory to:



 $N \le 5 * 8 = 40$.

The following relationship should be satisfied:

 $L \leq K$,

K being the interpolation or decimation ratio, for the MAC hardware to be able to produce output samples on time.




Figure 29: General purpose FIR filter coefficients memory organisation

General purpose FIR filter 3 is composed of three filters running in parallel in order to increase its processing power hence it can implement the filters with:

 $N \le 3 * 40 = 120$.

It can be used as a channel select filter or for any other purpose which requires a larger number of filtering taps.

RECEIVED SIGNAL STRENGTH INDICATORS

A digital received signal strength indicator (RSSI) circuit calculates the level of the received complex signal (I + jQ) as follows:

$$RSSI \equiv \sqrt{I^2 + Q^2}$$

The following approximation of the square root is implemented in the chip:

$$\sqrt{a^2 + b^2} \approx \max(((M - 0.125M) + 0.5N), M),$$

where:

$$M = \max(|a|, |b|)$$
$$N = \min(|a|, |b|)$$

The same RSSI block is used within the digital AGC loop. If digital AGC is not required then the RSSI output can be provided back to the BB modem via SPI. In this way the BB can control RF and IF gain stages to implement analog AGC in which case the AGC loop is closed via the BB modem.

There is also an RF RSSI block implemented in the RF front end connected to the input of the wideband LNA. This block can be used to detect the presence of large interferers so the BB modem can adjust RX gain stages very quickly to counteract such scenarios. The RF RSSI output is routed to I ADCs of RX channel 1 or RX channel 2. When the RSSI output is to be read, the main RX path of that channel should be disabled. The RSSI detects the input from -70 dBm to -20 dBm, corresponding to the full dynamic range of the ADC.

AUTOMATIC GAIN CONTROL

The structure of the digital automatic gain control loop is shown in Figure 30. The AGC loop functions as follows:

- "Square root of two" (RSSI) block calculates the RMS of the AGC output.
- This signal is averaged by the COMB filter. The averaging window size AVG is programmable via SPI.
- An error signal is then calculated as the difference between the desired output signal level and the measured one. The desired amplitude level ADESIRED is programmable via SPI.

- After the loop gain stage, the error is integrated to construct the digital VGAs gain control signal. Loop gain K is programmable via SPI.
- VGAs gain cannot be negative and should not be zero either, hence max(1,x) module is provided in the feedback path.




Figure 30: AGC architecture

Figure 31 illustrates two possible applications of the digital AGC. The first example (Figure 31.a) shows the case where the BB modem expects 4-bits instead of full 12-bit ADC output. In this case, ADESIRED loop parameter is set as shown in the figure, the gain of RF and IF stages are set for ADC not to produce full scale but ADESIRED level instead. The middle 4 bits are provided to BB. If the RF input signal level goes higher or lower, AGC will adapt the gain to keep its output at ADESIRED value so bits 7 to 4 will always contain 4 MSBs of the received signal. Since we have 4 bits on top and 4 bits below the middle 4 bits, the loop itself provides +/-24 dB automatic gain control range without using RF and IF gain stages.




Figure 31: Truncation to (a) 4 bits and (b) 10 bits

The second example shown in Figure 31.b is a more general case. The BB modem will receive 10-bits while the loop provides +/- 6 dB gain control range without engaging RF and IF gain blocks.

LIMELIGHT[™] DIGITAL IQ DATA INTERFACE

Description

The LMS7002M implements LimeLight[™] digital IQ interface to the BB modem. LimeLight[™] can be configured to run in one of the following three modes:


- 1. JESD207 mode
- 2. TRXIQ double data rate (DDR) mode
- 3. TRXIQ single data rate (SDR) mode

All three modes are capable of supporting both TDD and FDD operation. The data throughput of JESD207 and TRX DDR is high enough to connect to up to 2x2 MIMO BB modems. TRXIQ SDR mode is backward compatible to the LMS6002D digital IQ interface.

Figure 32 shows typical connectivity between the LMS7002M and the BB modem with LimeLight[™] running in JESD207 mode. LimeLight[™] uses two such ports to support FDD. Signalling is defined by the JESD207 standard itself as specified by JEDEC.


Timing diagrams for the JESD207 mode can be seen in Figure 35 - Figure 38.





Note: n = 1 for LimeLight Port 1, n = 2 for LimeLight Port 2.

Figure 32: LimeLight™ port, JESD mode



Note: n = 1 for LimeLight Port 1, n = 2 for LimeLight Port 2.


Figure 33: LimeLight™ port, TRXIQ-TX mode

Connectivity in TRXIQ DDR and SDR modes is the same and is shown in Figure 33 and Figure 34. The only difference is that in DDR mode the BB and RF chips sample at both edges of TXCLK/RXCLK.

In TRXIQ-TX mode the BB modem provides IQ_SEL and DIO[11:0] at the positive edge (or at both edges in DDR mode) of MCLK which is connected to the shared TXCLK. The LMS7002M captures data using FCLK. The LMS7002M can choose to use the FCLK provided by the BB or the TXCLK provided by a shared clock source.


In TRXIQ-RX mode, the LMS7002M provides IQ_SEL and DIO[11:0] at the positive edge (or at both edges in DDR mode) of the shared RXCLK. The BB modem captures data using MCLK.

Timing diagrams for the TRXIQ DDR and SDR modes can be seen in Figure 39 - Figure 42.



Note: n = 1 for LimeLight Port 1, n = 2 for LimeLight Port 2.

Figure 34: LimeLight™ port, TRXIQ-RX mode



Note: n = 1 for LimeLight Port 1, n = 2 for LimeLight Port 2.

Figure 37: Data path receive burst start (JESD207 mode)






Figure 42: Data path receive (TRXIQ single data rate (SDR) mode)



Implementing Low Voltage Digital IQ Interface

Digital IO buffers in LMS7002M are supplied using four pins (pin name - DIGPRVDD2, pin ID - W33, T32, H32, AH30). All these pins must be supplied by the same supply DVDD. There is one additional supply pin (pin name - DIGPRPOC, pin ID - W31) which performs Power On Control (POC) function for digital pads. To implement a low voltage digital interface, DVDD can be lowered to 1.8V. If DVDD=1.8V then all data lines in Figure 43 must also be set to 1.8V CMOS IOs for correct interface operation.




Figure 43: Digital IQ interface supplies

IQ Interface Timing Parameters

Parameter	Min.	Тур.	Max.	Unit
TX Setup Time (t _{SETUP})	1			ns
TX Hold Time (t _{HOLD})	0.2			ns
RX Output Delay (t _{op}) at 15 pF load			6	ns

Table 6: Digital IQ interface timing parameters with 2.7V IO supply

Digital IQ Interface IO Buffers Specifications

Parameter	Min.	Тур.	Max.	Unit	Condition
Supply Voltage (PVDD)	1.7	2.7	3	V	Can go below 2.7V nominal to support LV CMOS signalling
Input High V _{IH}	PVDD-0.8			V	
Input Low V _{IL}			0.8	V	
Output High V _{OH}	PVDD-0.4			V	
Output Low VoL			0.4	V	
Input Pad Capacitance CIN			3.5	pF	
Output Drive Current			8	mA	

Table 7: Digital IO buffers specifications at 2.7V supply

DACs ELECTRICAL SPECIFICATIONS

Parameter	Min.	Тур.	Max.	Unit	Condition
Digital Core Supply	1.1	1.2	1.3	V	Generated using integrated LDOs
Analog Supply	1.1	1.2	1.3	V	Generated using integrated LDOs
Number of Bits		12		bits	Two's complement format
DAC Sampling Rate			640	MHz	
Full Scale Current		2.5		mA	Programmable
Output Amplitude		250		mVpp diff	100 Ohm Differential Load
SFDR		60		dBc	
ENOB		9		bits	

Table 8: DACs electrical specifications



LMS7002M – MIMO Multi-Band Multi-Standard Transceiver IC

ADCs ELECTRICAL SPECIFICATIONS

Parameter	Min.	Тур.	Max.	Unit	Condition
Digital Core Supply	1.1	1.2	1.3	V	Generated using integrated LDOs
Analog Supply	1.1	1.2	1.3	V	Generated using integrated LDOs
Number of Bits		12		bits	Two's complement format
ADC Sampling Rate			160	MHz	
Input Amplitude		2.4		Vpp	Differential
Input Common Mode Voltage		1.2		V	Input buffer off
Input Impedance		2		kOhm	
ENOB		9		bits	

Table 9: ADCs electrical specifications

SERIAL PORT INTERFACE

 Multiple write/read operations are possible without toggling serial port enable signal.

Description

The functionality of the LMS7002M transceiver is fully controlled by a set of internal registers which can be accessed through a serial port interface. Both write and read SPI operations are supported. The serial port can be configured to run in 3 or 4 wire mode with the following pins used:

 SEN 	serial port enable, active low
-------------------------	--------------------------------

- SCLK serial clock, positive edge sensitive
- SDIO serial data in/out in 3 wire mode
- serial data input in 4 wire mode
- SDO serial data out in 4 wire mode don't care in 3 wire mode
- Corial part key features:

Serial port key features:

- 32 SPI clock cycles are required to complete a write operation.
- 32 SPI clock cycles are required to complete a read operation.

All configuration registers are 16-bit wide. Write/read sequence consists of 16-bit instruction followed by 16-bit data to write or read. MSB of the instruction bit stream is used as SPI command where CMD = 1 for write

of 16-bit instruction followed by 16-bit data to write or read. MSB of the instruction bit stream is used as SPI command where CMD = 1 for write and CMD = 0 for read. Next 4 bits are reserved (Reserved[3:0]) and must be zeroes. Next 5 bits represent module address (Maddress[4:0]) since the LMS7002M configuration registers are divided into logical blocks as shown in *Table 11*. The remaining 6 bits of the instruction are used to address particular registers (Reg[5:0]) within the block. Maddress and Reg compiles global 11-bit register address when concatenated ((Maddress << 6) | Reg).

The write/read cycle waveforms are shown in Figure 44, Figure 45 and Figure 46. Note that the write operation is the same for both 3-wire and 4-wire modes. Although not shown in the figures, multiple write/read is possible by repeating the instruction/data sequence while keeping SEN low.

SPI Timing Parameters

Parameter	Min.	Тур.	Max.	Unit
Clock Frequency, 4-wire mode			50	MHz
3-wire mode			20	MHz
Enable Setup Time (t _{ES})	2			ns
Enable Hold Time (t _{EH})	0.2			ns
Data Setup Time (t _{DS})	1			ns
Data Hold Time (t _{DH})	0.2			ns
Data Output Delay (t _{OD}) at 12pF load			9	ns

Table 10: SPI timing parameters at 2.7V IO supply

Write Operation




Figure 44: SPI write cycle, 3-wire and 4-wire modes



Read Operation




Figure 46: SPI read cycle, 3-wire mode

SPI Memory Map

The LMS7002M configuration registers are divided into eight logical blocks as shown in Table 11. The three MSBs of the available 7-bit address are used as block address while the remaining 4 bits are used to address particular registers within the block.

Integer and fractional parts of the PLL divider are stored in four bytes of configuration memory. To change their values, four write cycles are required. Hence, the controlled PLL will continue to output at the previous selected frequency until new NINT and NFRAC when all four bytes are updated. Otherwise it would generate an unpredicted and wrong LO frequency while being configured. Such parameters are provided through a shadow register. The shadow register outputs new values only when SEN is high, i.e. there is no access to configuration memory. For that reason, DSM (PLL) SPI synchronization clock, derived from the PLL reference, must be enabled while writing to or reading from the PLL configuration registers and should last at least two cycles more after SEN goes high.

Module Description	Module address [4:0]	Register address space [5:0]
Microcontroller (MCU)	00000	00xxxx
Lime Light port	00000	1xxxxx
Top Control (AFE, BIAS, XBUF, CGEN, LDO, BIST)	0001x	хххххх
TRX (TRF(A/B), TBB(A/B), RFE(A/B), RBB(A/B), SX(R/T)	0010x	хххххх
TxTSP(A/B)	01000	Oxxxxx
TxNCO(A/B)	01001	XXXXXX
TxGFIR1(A/B)	01010	XXXXXX
TxGFIR2(A/B)	01011	XXXXXX
TxGFIR3a(A/B)	01100	XXXXXX
TxGFIR3b(A/B)	01101	XXXXXX
TxGFIR3c(A/B)	01110	XXXXXX
RxTSP(A/B)	10000	Oxxxxx
RxNCO(A/B)	10001	XXXXXX
RxGFIR1(A/B)	10010	XXXXXX

Module Description	Module address [4:0]	Register address space [5:0]
RxGFIR2(A/B)	10011	XXXXXX
RxGFIR3a(A/B)	10100	XXXXXX
RxGFIR3b(A/B)	10101	XXXXXX
RxGFIR3c(A/B)	10110	XXXXXX

Table 11: LMS7002M SPI memory map

Implementing Low Voltage SPI

Digital IO buffers in the SPI region are all supplied from the same pins as the digital IQ interface (pin name - DIGPRVDD2, pin ID - W33, T32, H32, AH30). All these pins must be supplied by the same supply DVDD. There is one additional supply pin (pin name - DIGPRPOC, pin ID -W31) which controls the power on circuitry of the digital pads. To implement a low voltage SPI interface, DVDD can be lowered to 1.8V. If DVDD=1.8V then all data lines in Figure 47 must also be set to 1.8V CMOS IOs for correct interface operation. The PLL reference clock input level is controlled independently of the DVDD voltage. By default it is 1.8V, but can be further lowered to 1.2V by chip controls if needed.




Figure 47: SPI supplies



ON CHIP MICROCONTROLLER

Description

The LMS7002M can be fully controlled by external BB/DSP/FPGA ICs using 4-wire or 3-wire serial port interface. The controlling processor needs to implement a set of calibration, tuning and control functions to get the best performance out of the transceiver. The on chip microcontroller unit (MCU) provides the option for independent control using code provided by Lime. This allows the LMS7002M to be independent of the BB/DSP/FPGA and off-loads these devices. Users can still implement full control in their preferred way by developing their own code and/or bypassing on chip microcontroller.

MCU integration within the LMS7002M chip is shown in Figure 48. Since the chip communication to the outside world is done through SPI, the MCU uses the same protocol hence the block mSPI (master SPI) is placed in front of it. The MCU communicates to the transceiver circuitry using the same SPI protocol as the BB processor itself. This is implemented via ucSPI lines shown in Figure 48. There is two way communication between the MCU and BB via mSPI. The baseband can trigger different calibration/tuning/control functions the MCU is programmed to perform. The MCU reports a success, failure or an error code back to the base band processor.

In this architecture, the base band processor acts as master since it controls the whole chip, (transceiver as well as MCU). The base band processor also controls the SPI switch (via SPISW_CTRL control bit/line of mSPI) i.e. taking control over the transceiver part or handing it over to the MCU. The MCU acts as a slave processor. It can control the transceiver only if the base band allows that via the SPI switch.

The base band has full control over the chip including calibration, tuning and control. It also can trigger the MCU for assistance. In this case, it works in the following way:

- 1. The base band sets the transceiver for the targets (TX LO frequency, RX LO frequency, TX gain, RX gain, ...).
- 2. The base band hands over SPI control to the MCU by setting SPISW_CTRL.
- 3. The base band triggers the function for the MCU to execute.
- 4. The base band periodically checks to see if the MCU has finished and for the status (success, failure, error code).

MCU Boot Up and EEPROM Programming

Two options are supported, one using external (off chip) EEPROM and another without external EEPROM.

Option A: Using external EEPROM

- 1. The base band processor uploads 8 KB into the on chip program memory.
- After receiving 8 KB, the MCU flushes program memory into EEPROM.
- 3. The base band resets the MCU.
- The MCU reads EEPROM content back into the program memory and starts executing the code.

After initial EEPROM programming only steps 3 and 4 are required.

Option B: No external EEPROM

- 1. The base band processor uploads 8 KB into the on chip program memory.
- 2. After receiving 8 KB, the MCU starts executing the code.




Figure 48: On chip microcontroller connection

Specifications

- 8-bit microcontroller.
- Industry standard 8051 instruction set compatible.
- Running up to 60 MHz.
- Memory
 - 8 KB SRAM program memory
 - 2 kB SRAM working memory
 - 256 B dual port RAM
 - All on chip, integrated.

DATA CONVERTERS CLOCK GENERATION

The clock generation circuit for the data converters is shown in Figure 49. It shares the same reference clock input REFCLK with the RF synthesizers as specified in Table 1. The clock PLL then generates a continuous frequency range centered around 2.5 GHz. The feed forward divider (FFDIV) is programmable and capable of implementing any division ratio between N_{min} , N_{max} i.e. division can be:

 N_{min} , N_{min} +1, N_{min} +2, ... N_{max} , where, N_{min} =4, N_{max} =512

There is a fixed divide by 4 within the ADC block hence clock division on the DAC side to provide more flexibility. There is a MUX to connect either FpII, or FpII/M to either ADC or DAC Clocks. The other CLKMUX output will be connected to the other data converter clock input.

TSP blocks receive the same clock as the corresponding data converter, hence there is no need for complex non-power of two or fractional interpolation/decimation. TSP blocks have programmable interpolation/decimation and generate MCLK clocks going back to the base band processor via the LimeLight[™] port.

The circuit implements a continuous clock frequency range from 5 MHz to 320 MHz for the data converters. It is still possible to generate the maximum DAC clock of 640 MHz, however it is not continuous in the range of 320 MHz - 640 MHz.




Figure 49: Clock generation and distribution



TDD/FDD MODE ENHANCMENT OPTION

In both TDD and FDD mode the LMS7002M is capable of running from a single PLL, allowing one on chip PLL to be powered down. In TDD mode, a single PLL output drives both TX and RX mixers. In FDD mode, a single PLL drives both mixers as well, while UL/DL frequency separation is implemented in the digital domain using the NCO and complex mixer parts of the TSP block. The maximum frequency shift range which can be achieved in the digital domain is as below:

$$\begin{split} f_{TXLO} &= f_{PLL} \pm 0.6 * f_{DAC}/2 \\ f_{RXLO} &= f_{PLL} \pm 0.6 * f_{ADC}/2 \end{split},$$

where f_{TXLO} and f_{RXLO} are effective TX and RX LO frequencies, f_{PLL} is the shared PLL output frequency while f_{DAC} and f_{ADC} are data converter sampling rates. Note that the Nyquist frequency of the NCOs is scaled by a factor of 0.6 to make space for TXLPF and RXLPF to operate.

Running the LMS7002M in single PLL mode has the following advantages:

- Current consumption is significantly reduced since one PLL is powered down.
- Fast TX<->RX switching time in TDD mode is achievable since the PLL does not need to relock.
- There is no TXVCO<->RXVCO polling issue since a single PLL is used.
- Using the digital domain for LO frequency shifts enables implementation of very fast frequency hopping systems.



PACKAGE OUTLINE AND PIN DESCRIPTION




Figure 50: 261L aQFN package (top view)



			-		
Pin No	Pin ID	Pin Name	Туре	Description	Notes
1	C1	UNUSED	-	· · · · · · · · · · · · · · · · · · ·	
2	D2	UNUSED	-	-	
3	E3	UNUSED	-	-	
4	F4	UNUSED	-	-	
5	G5	VDD12_TXBUF	analog supply	1.25V supply - TX XOSC buffer	
6	H6	VDD18_TXBUF	analog supply	1.8V supply - TX XOSC buffer	
7	F2	UNUSED	-	-	
8	G3	VDD18_VCO_SXT	analog supply	1.8V supply - TX SX VCO	
9	J5	VDD120_VCO_SXT	analog supply	1.25V supply - TX SX VCO	
10	K6	VDD12_VCO_SXT	analog supply	1.25V supply - TX SX VCO	
11	G1	UNUSED	-	-	
12	H2	GND_VCO_SXT	analog gnd	GND - TX SX VCO	
13	J3	VDD_CP_SXT	analog supply	1.25V supply - TX SX Charge pump	
14	K4	GND_CP_SXT	analog gnd	GND - TX SX Charge pump	
15	L5	VDD_DIV_SXT	analog supply	1.25V supply - TX SX frequency divider	
16	 J1	UNUSED	-	-	
17	K2	VDDO_DIV_SXT	analog supply	1.25V supply - TX SX frequency divider	
18	M6	UNUSED	-	-	
19	L3	GND_DIV_SXT	analog gnd	GND - TX SX frequency divider	
20	M4	DVDD SXT	digital supply	1.25V supply - digital supply for TX SX	
20	M2	UNUSED	-	-	
21	N3	DGND SXT	digital gnd	GND - digital supply for TX SX	
23	N1	VDD18_LDO_TX	analog supply	1.8V supply - TX LDO	
24	P4	VDD TBB	analog supply	1.25V supply - TX baseband	
25	P2	tbbqn_pad_1	in	TX change input pad to externally drive the TX BB Channel 1	
26	R5	tbbin pad 1	in	TX change input pad to externally drive the TX BB Channel 1	
20	R3	tbbqp pad 1	in	TX change input pad to externally drive the TX BB Channel 1	
28	T6	tbbin_pad_2	in	TX change input pad to externally drive the TX BB Channel 2	
29	T4	tbbip_pad_1	in	TX change input pad to externally drive the TX BB Channel 1	
30	U5	adcin_in_1	in	ADC input pads - To use external filtering Channel 1	
31	U3	tbbqp_pad_2	in	TX change input pad to externally drive the TX BB Channel 2	
32	U1	tbbqp_pad_2 tbbqn_pad_2	in	TX change input pad to externally drive the TX BB Channel 2	
33	V2	tbbip_pad_2	in	TX change input pad to externally drive the TX BB Channel 2	
34	V2 V4	adcin_ip_1	in	ADC input pads - To use external filtering Channel 1	
35	V4 V6	adcin_in_2	in	ADC input pads - To use external filtering Channel 2	
36	W3	adcin_qn_1	in	ADC inptu pads - To use external filtering Channel 1	
37	YV3 Y2	adcin_qn_1	in	ADC input pads - To use external filtering Channel 1	
38	Y4	adcin_qp_1 adcin_qn_2	in	ADC input pads - To use external filtering Channel 2	
39	AA1	adcin_ip_2	in	ADC input pads - To use external filtering Channel 2	
40	Y6	rbbip_pad_1	out	RX BB output - To use external filtering Channel 1	
40	AA3	adcin gp 2	in	ADC input pads - To use external filtering Channel 2	
41	AA5 AA5	rbbgn pad 1	out	RX BB output - To use external filtering Channel 1	
42	AB2	rbbin_pad_1	out	RX BB output - To use external filtering Channel 1	
43	AB2 AB4	rbbqp_pad_1	out	RX BB output - To use external filtering Channel 1	
44	AC3	rbbin_pad_2	out	RX BB output - To use external filtering Channel 2	
45	AC3 AB6	rbbin_pad_2	out	RX BB output - To use external filtering Channel 2 RX BB output - To use external filtering Channel 2	
46	AB6 AD2	rbbqn_pad_2 rbbip_pad_2	out	RX BB output - To use external filtering Channel 2 RX BB output - To use external filtering Channel 2	
			out		
48 49	AC5 AE1	rbbqp_pad_2 UNUSED	-	RX BB output - To use external filtering Channel 2	
49 50	AE1 AD4	VDD14_RBB	-	- 1.4V supply- RX baseband	+
50	AD4 AE3	VDD14_RBB VDD18_TIA_RFE	analog supply analog supply	1.4V supply- RX baseband 1.8V supply- RXFE TIA	
			• • • •		
52	AF2	VDD14_TIA_RFE	analog supply	1.4V supply- RXFE TIA	
53	AD6	VDD12_TIA_RFE	analog supply	1.25V supply- RXFE TIA	
54	AE5	UNUSED	-		
55	AF4	VDD18_LDO_RX	analog supply	1.8V supply- RX LDO	
56	AG2	UNUSED	-	-	
57	AH2	UNUSED	-	-	
58	AJ1	UNUSED	-		
59	AF6	VDD12_LNA_RFE	analog supply	1.25V supply- RXFE LNA	
60	AG5	VDD14_LNA_RFE	analog supply	1.4V supply- RXFE LNA	
61	AH4	UNUSED	-	-	
62	AJ3	UNUSED	-	-	
63	AK2	UNUSED	-	-	
64	AJ5	UNUSED	-	-	
65	AK4	UNUSED	-	-	
66	AL3	UNUSED	-	-	
67	AM2	UNUSED	-	-	
68	AN3	rfgp_w_RFE_2	in	LNA input gate Wideband LNA - Gate : Channel 2	
69	AM4	rfgn_w_RFE_2	in	LNA input gate Wideband LNA - Gate : Channel 2	

Table 12 Pin descriptions



		r	T_		
Pin No	Pin ID	Pin Name	Туре	Description	Notes
70	AL5	UNUSED	-	-	
71	AK6	UNUSED	-	•	
72	AJ7	rfsn_I_RFE_2	in	LNA input gate Lowband LNA - Gate/source : Channel 2	
73	AN5	rfgp_I_RFE_2	in	LNA input gate Lowband LNA - Gate/source : Channel 2	
74	AM6	UNUSED	-	-	
75 76	AL7 AK8	UNUSED UNUSED	-	-	
70	AK8 AJ9	rfsp_I_RFE_2	in	- LNA input gate Lowband LNA - Gate/source : Channel 2	
78	AD5 AP6	rfgn_I_RFE_2	in	LNA input gate Lowband LNA - Gate/source : Channel 2	
79	AN7	rfgp_h_RFE_2	in	LNA input gate Highband LNA - Gate : Channel 2	
80	AM8	rfgn_h_RFE_2	in	LNA input gate Highband LNA - Gate : Channel 2	
81	AL9	UNUSED	-	-	
82	AK10	UNUSED	-	-	
83	AJ11	UNUSED	-	•	
84	AN9	rfgp_w_RFE_1	in	LNA input gate Wideband LNA - Gate : Channel 2	
85	AM10	UNUSED	-	-	
86	AL11	UNUSED	-	-	
87	AP10	rfgn_w_RFE_1	in	LNA input gate Wideband LNA - Gate : Channel 2	
88	AK12	rfsn_I_RFE_1	in	LNA input gate Lowband LNA - Gate/source : Channel 2	
89	AN11	rfgp_I_RFE_1	in	LNA input gate Lowband LNA - Gate/source : Channel 2	
90	AJ13	UNUSED	-	-	
91	AM12	rfgn_l_RFE_1	in	LNA input gate Lowband LNA - Gate/source : Channel 2	
92 93	AL13 AK14	rfsp_l_RFE_1	in	LNA input gate Lowband LNA - Gate/source : Channel 2 LNA input gate Highband LNA - Gate : Channel 2	
93 94	AK14 AJ15	rfgp_h_RFE_1 rfgn_h_RFE_1	in in	LNA input gate Highband LNA - Gate : Channel 2 LNA input gate Highband LNA - Gate : Channel 2	
94 95	AJ15 AN17	VDD MXLOBUF RFE	analog supply	1.25V supply: RX LO buffers	
96	AM18	VDD18_SXR	analog supply	1.8V supply: RX SX	
97	AL19	VDD_CP_SXR	analog supply	1.25V supply: RX SX Charge pump	
98	AJ19	GND CP SXR	analog gnd	GND: RX SX Charge pump	
99	AM20	VDD_DIV_SXR	analog supply	1.25V supply: RX SX frequency divider	
100	AK20	GND_DIV_SXR	analog gnd	GND: RX SX frequency divider	
101	AL21	DVDD_SXR	digital supply	1.25V digital supply: RX SX f	
102	AJ21	UNUSED	-	-	
103	AM22	DGND_SXR	digital gnd	GND: RX SX	
104	AN23	VDD12_VCO_SXR	analog supply	1.25V supply: RX SX	
105	AK22	VDD18_VCO_SXR	analog supply	1.8V supply: RX SX	
106	AL23	GND_VCO_SXR	analog gnd	GND: RX SX VCO	
107	AM24	xoscin_rx	in		
108	AN25	GND_RXBUF	analog gnd	GND - RX XOSC buffer	
109	AP26	VDD12_RXBIF	analog supply	1.25V supply - RX XOSC buffer	
110	AM26	VDD18_RXBUF	analog supply	1.8V supply - RX XOSC buffer	
111	AN27	UNUSED	-	-	
112	AJ25	VDD_AFE	analog supply	1.25V supply - ADC/DAC	
113	AK26	UNUSED	-	· ·	
114	AL27	UNUSED	-		
115 116	AM28 AN29	UNUSED UNUSED	-		
		UNUSED	-		
117 118	AP30 AJ27	UNUSED	-		
110	AK28	UNUSED	-		
110	AL29	UNUSED	-		
120	AM30	UNUSED	-	-	
122	AN31	UNUSED	-	-	
123	AP32	UNUSED	-	-	
124	AJ29	UNUSED	-	-	
125	AL31	UNUSED	-	-	
126	AK30	UNUSED	-	-	
127	AM34	UNUSED	-	-	
128	AL33	UNUSED	-		
129	AK32	UNUSED	-	-	
130	AJ31	UNUSED	-	-	
131	AH30	DIGPRVDD2	DVDD	Digital Pad Ring power supply for post-driver	
132	AG29	DIGPRGND1	pad gnd	Digital Pad Ring ground for pre-driver	
133	AK34	UNUSED	-	-	
134	AJ33	UNUSED	-	-	
135	AH32	UNUSED	- IO_emoc1225	-	
136	AG31	DIQ0_1	IO_cmos1225 IO_cmos1225	DIQ bus, bit 0. LML Port 1	
137 138	AF30 AE29	DIQ1_1		DIQ bus, bit 1. LML Port 1	
100	MLZU	DIGPRVDD1	DVDD	Digital Pad Ring power supply for pre-driver	

Table 13: Pin descriptions (continued)



Pin No	Pin ID	Pin Name	Туре	Description	Notes
139	AG33	UNUSED	-	-	Notice
140	AF32	DIGPRGND2	pad gnd	Digital Pad Ring ground for post-driver	
141	AE31	DIQ3_1	IO_cmos1225	DIQ bus, bit 3. LML Port 1	
142	AD30	DIQ4_1	IO_cmos1225	DIQ bus, bit 4. LML Port 1	
143	AF34	DIQ2_1	IO_cmos1225	DIQ bus, bit 2. LML Port 1	
144	AE33	DIQ6_1	IO_cmos1225	DIQ bus, bit 6. LML Port 1	
145	AC29	DIQ5_1	IO_cmos1225	DIQ bus, bit 5. LML Port 1	
146	AD32	DIQ7_1	IO_cmos1225	DIQ bus, bit 7. LML Port 1	
147	AC31 AB30	DIQ8_1	IO_cmos1225	DIQ bus, bit 8. LML Port 1	
148 149	AC33	DIQ10_1 DIQ9 1	IO_cmos1225 IO cmos1225	DIQ bus, bit 10. LML Port 1 DIQ bus, bit 9. LML Port 1	
149	AB32	DIQ9_1 DIQ11_1	IO_cmos1225	DIQ bus, bit 9. LML Port 1 DIQ bus, bit 11. LML Port 1	
150	AA29	DIGPRVDD1	DVDD	Digital Pad Ring power supply for pre-driver	
152	AB34	MCLK 1	IO cmos1225	Clock from RFIC to BBIC in JESD207 mode. LML Port 1	
153	AA31	DIGPRGND1	DGND	Digital Pad Ring ground for pre-driver	
154	AA33	FCLK_1	IO_cmos1225	Clock from BBIC to RFIC in JESD207 mode. LML Port 1	
155	Y30	DIGPRGND2	pad gnd	Digital Pad Ring ground for post-driver	
156	Y32	ENABLE_ IQSEL_1	IO_cmos1225	IQ flag in RXTXIQ mode; enable flag in JESD207 mode. LML Port 1	
157	W29	DIGPRGND1	pad gnd	Digital Pad Ring ground for pre-driver	
158	W31	DIGPRPOC	POC	POC circuit	ļ
159	W33	DIGPRVDD2	DVDD	Digital Pad Ring power supply for post-driver	
160	V30	LOGIC_RESET	analog supply/gnd	Not used	
161	V32	TXNRX_1	IO_cmos1225	IQ data protocol control in JESD207 mode. LML Port 1	
162	V34	RXEN	IO_cmos1225	RX hard power off	Should be fived to englige supply if
163	U33	CORE_LDO_EN	analog supply/gnd	External enable control signal for the internal LDO's.	Should be fixed to analog supply if internal LDO's are used. Should be fixed to analog gnd if internal LDO's are NOT used.
164	U31	TXNRX_2	IO_cmos1225	IQ data protocol control in JESD207 mode. LML Port 2	
165	U29	TXEN	IO_cmos1225	TX hard power off	
166	T32	DIGPRVDD2, DIGPRPOC	DVDD	Digital Pad Ring power supply for post-driver and POC	
167 168	T30 R33	DIGPRGND1, DIGPRGND2	pad gnd	Digital Pad Ring ground for pre-driver and post-driver	
169	R31	ENABLE_ IQSEL_2 DIGPRVDD1	IO_cmos1225 DVDD	IQ flag in RXTXIQ mode; enable flag in JESD207 mode. LML Port 2 Digital Pad Ring power supply for pre-driver	
170	P34	MCLK 2	IO_cmos1225	Clock from RFIC to BBIC in JESD207 mode. LML Port 2	
170	R29	FCLK 2	IO_cmos1225	Clock from BBIC to RFIC in JESD207 mode. LML Port 2	
172	P32	DIQ11 2	IO cmos1225	DIQ bus, bit 11. LML Port 2	
173	P30	DIQ10 2	IO cmos1225	DIQ bus, bit 10. LML Port 2	
174	N33	DIQ9_2	IO_cmos1225	DIQ bus, bit 9. LML Port 2	
175	N31	DIQ8_2	IO_cmos1225	DIQ bus, bit 8. LML Port 2	
176	M32	DIQ7_2	IO_cmos1225	DIQ bus, bit 7. LML Port 2	
177	L33	DIGPRVDD1	DVDD	Digital Pad Ring power supply for pre-driver	
178	M30	DIQ6_2	IO_cmos1225	DIQ bus, bit 6. LML Port 2	
179	K34	DIQ5_2	IO_cmos1225	DIQ bus, bit 5. LML Port 2	
180	L31	DIQ4_2	IO_cmos1225	DIQ bus, bit 4. LML Port 2	
181 182	K32 J33	DIQ3_2 DIGPRGND1	IO_cmos1225 DGND	DIQ bus, bit 3. LML Port 2 Digital Pad Ring ground for pre-driver	
182	533 K30	DIQ2 2	IO_cmos1225	DIQ bus, bit 2. LML Port 2	1
184	J31	DIQ2_2 DIQ1_2	IO_cmos1225	DIQ bus, bit 1. LML Port 2	
185	H32	DIGPRVDD2	DVDD	Digital Pad Ring ground for post-driver	
186	H30	DIQ0_2	IO_cmos1225	DIQ bus, bit 0. LML Port 2	
187	G31	DIGPRGND2	pad gnd	Digital Pad Ring ground for post-driver	
188	F32	UNUSED	-	-	
189	G29	UNUSED	-	-	
190	F30	SDIO	IO_cmos1225		
191	E31	UNUSED	-	-	
192	D32	UNUSED	-	-	
193	C31	UNUSED	-	-	
194	D30	UNUSED	-	-	
195 196	E29 F28	UNUSED SDO	- out_cmos1225	- Serial port data out, CMOS	
196	C29	SCLK	in_cmos1225	Serial port clock, positive edge sensitive, CMOS	
197	D28	SEN	in_cmos1225	Serial port clock, positive edge sensitive, CNOS	1
190	E27	RESET	in_cmos1225	Hardware reset, active low, CMOS level	
200	F26	UNUSED	-	-	
200	C27	SCL	IO_cmos1225	uControler	
202	D26	SDA	IO_cmos1225	uControler	
203	E25	GND_SPI_BUF	digital gnd		
204	F24	VDD_SPI_BUF	digital supply		
	•	•		·	

Table 14: Pin descriptions (continued)



Din No	Din ID	Dia Maria		B tota	Netes
Pin No	Pin ID	Pin Name	Туре	Description	Notes
205	C25	VDD12_DIG	digital supply	output 1.2V supply for digital LDO	
206	D24	VDD18_DIG	digital supply	1.8V supply for digital LDO	
207	E23	UNUSED	-	-	
208	F22	tstdo<1>	out_cmos1225	digital output test pin	
209	C23	GND_DIG	digital gnd	GND for the digital LDO	
210	D22	tstdo<0>	out_cmos1225	digital output test pin	
211	B22	tstao	out_cmos1225	analog test pin	
212	E21	VDD18_VCO_CGEN	analog supply	1.8V supply - VCO CLKGEN	
213	C21	VDD14_VCO_CGEN	analog supply	1.4V supply - VCO CLKGEN	
214	F20	VDD_CP_CGEN	analog supply	1.25V supply - Charge Pump - CLKGEN	
215	A21	UNUSED	-	-	
216	D20	GND_DIV_CGEN	analog gnd	GND -frequency divider - CLKGEN	
217	B20	GND_CP_CGEN	analog gnd	GND -Charge Pump - CLKGEN	
218	E19	VDD_DIV_CGEN	analog supply	1.25V supply - frequency divider - CLKGEN	
219	C19	UNUSED	-	-	
220	F18	vr_rext	in	external 10 kOhm accurate reference resistor	
221	D18	UNUSED	-	-	
222	B18	DGND_CGEN	digital gnd	GND - CLKGEN	
223	A17	DVDD_CGEN	digital supply	1.25V supply- Digital supply for CLK GEN	
224	C17	UNUSED	-	-	
225	E17	VDD18_BIAS	analog supply	1.8V supply - Bias	
226	B16	VDD_TPAD_TRF	analog supply	1.25V supply - TX PAD	
227	D16	VDD18_TRF	analog supply	1.8V supply - TX RF	
228	F16	UNUSED	-	-	
229	C15	UNUSED	-	-	
230	E15	UNUSED	-	-	
231	B14	pa2on_2	out	PA driver output RF pad PAD2, Channel 2	
232	D14	UNUSED	-	-	
233	A13	pa2op_2	out	PA driver output RF pad PAD2, Channel 2	
234	F14	UNUSED	-	-	
235	C13	UNUSED	-	-	
236	B12	pa1op_2	out	PA driver output RF pad PAD1, Channel 2	
237	E13	UNUSED	-	-	
238	D12	UNUSED	-	-	
239	C11	pa1on_2	out	PA driver output RF pad PAD1, Channel 2	
240	F12	UNUSED	-	-	
241	B10	pa2on_1	out	PA driver output RF pad PAD2, Channel 1	
242	A9	pa2op_1	out	PA driver output RF pad PAD2, Channel 1	
243	E11	UNUSED	-	-	
244	D10	UNUSED	-	-	
245	C99	UNUSED	-	-	
246	B8	pa1op_1	out	PA driver output RF pad PAD1, Channel 1	
240	A7	palon_1	out	PA driver output RF pad PAD1, Channel 1	
248	F10	UNUSED	-	-	
249	E9	UNUSED	-		
249	D8	UNUSED			
250	C7	GND TLOBUF TRF	analog and	Ground for TX LO buffers	
252	A5	UNUSED	analog gnd		
252	F8	VDD TLOBUF TRF	- analog supply	- 1.25V supply - TX LO BUFFER	
253	D6	VDD_TLOBUF_TRF	analog supply		
254	C5	UNUSED	analog supply	-	
255	B4	UNUSED	-	 	
		xoscin tx		- TX XOSC buffer input	
257	E5	_	in -		
258	C3	UNUSED			
259	F6	GND_TXBUF	analog gnd	GND supply - TX XOSC buffer	
260	B2	UNUSED	-	-	
261	D4	UNUSED	-	-	

Table 15: Pin descriptions (continued)



TYPICAL APPLICATION

A typical application circuit of the LMS7002M is given in *Figure 51*. Note that only the RF part of a single MIMO TRX chain is shown. More details can be found in the LMS7002M evaluation board schematics.




Figure 51: Typical application circuit

ORDERING INFORMATION

Model	Temperature Range	Package Description
LMS7002M	-40°C to +85°C	261 pin aQFN
LMS7002M-REEL	-40°C to +85°C	261 pin aQFN
LMS7002M-EVB		Evaluation board

REVISION HISTORY

The following table shows the revision history of this document:

Date	Version	Description of Revisions
05/11/2013	2.0.0	Major update.
02/07/2014	2.1.0	Performance parameters corrections based on measurement data.
10/09/2014	2.2.0	Performance parameters corrections based on measurement data.

NOTICE OF DISCLAMER

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Lime Microsystems products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Lime Microsystems hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRIGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Lime Microsystems shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Lime Microsystems had been advised of the possibility of the same. Lime Microsystems assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties. Lime Microsystems products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Lime Microsystems products in Critical Applications.