

## 34-44GHz Low Noise Amplifier

**GaAs Monolithic Microwave IC in SMD leadless package**


### Description

The CHA2494-QEG is a wide band monolithic low noise amplifier.

It is designed for a wide range of applications, from military to commercial communication systems.


The circuit is manufactured with a pHEMT process, 0.15µm gate length, via holes through the substrate, air bridges and electron beam gate lithography.

It is supplied in RoHS compliant SMD package.



### Main Features

- Broadband performances: 34-44GHz
- 3dB noise figure
- 24dB gain
- 22dBm Output IP3
- DC bias: Vd=4V @ Id=120mA
- 24L-QFN4x5
- MSL1



### Main Characteristics

Tamb.= +25°C

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	34		44	GHz
Gain	Linear Gain		24		dB
NF	Noise Figure		3		dB
OIP3	3 <sup>rd</sup> order intercept point		22		dBm

## Main Characteristics

Tamb.= +25°C, Vd = +4V

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	34		44	GHz
Gain	Linear Gain		24		dB
NF	Noise Figure		3		dB
RLin	Input Return Loss		-8		dB
RLout	Output Return Loss		-10		dB
OIP3	Output 3 <sup>rd</sup> order intercept point		22		dBm
OP1dB	Output Power @1dB comp.		13		dBm
Vg	Gate voltage		-0.15		V
Id	Drain current		120		mA

These values are representative of onboard measurements as defined on the drawing in paragraph "Evaluation mother board".

Note: Electrostatic discharge sensitive device observe handling precautions!

## Absolute Maximum Ratings <sup>(1)</sup>

Tamb.= +25°C

Symbol	Parameter	Values	Unit
Vd	Drain bias voltage	4.5V	V
Id	Drain bias current	160	mA
Vg	Gate bias voltage	-2 to +0.4	V
Tj	Junction temperature	175	°C
Ta	Operating temperature range	-40 to +85	°C
Tstg	Storage temperature range	-55 to +150	°C

<sup>(1)</sup> Operation of this device above anyone of these parameters may cause permanent damage.

## Typical Bias Conditions


Tamb.= +25°C

Symbol	Pad N°	Parameter	Values	Unit
Vd	20	DC drain voltage	4	V
Id	20	DC drain current controlled with Vg	120	mA
Vg	10	DC gate voltage	-0.15	V

## Device thermal performances

All the figures given in this section are obtained assuming that the QFN device is cooled down only by conduction through the package thermal pad (no convection mode considered). The temperature is monitored at the package back-side interface ( $T_{case}$ ) as shown below. The system maximum temperature must be adjusted in order to guarantee that  $T_{case}$  remains below than the maximum value specified in the next table. So, the system PCB must be designed to comply with this requirement.

A derating must be applied on the dissipated power if the  $T_{case}$  temperature can not be maintained below than the maximum temperature specified (see the curve  $P_{diss. Max}$ ) in order to guarantee the nominal device life time (MTTF).



**Typical Package Sij parameters**



Tamb.= +25°C, Vd = +4V, Id = 120mA

Freq (GHz)	S11 (dB)	PhS11 (°)	S12 (dB)	PhS12 (°)	S21 (dB)	PhS21 (°)	S22 (dB)	PhS22 (°)
2.0	-0.8	142.1	-73.05	74.5	-69.26	-15.7	-0.93	141.9
3.0	-1.22	120.0	-69.39	76.3	-60.75	-112.0	-2.04	118.7
4.0	-2.47	93.1	-66.1	33.0	-53.56	139.8	-5.64	100.8
5.0	-6	64.2	-70.96	8.1	-53.61	47.3	-7.73	114.3
6.0	-13.7	59.8	-66.07	40.3	-68.48	35.9	-5.92	112.8
7.0	-13.63	107.4	-65.03	9.0	-55.02	63.4	-4.84	99.2
8.0	-9.85	102.5	-64.67	2.9	-50.94	11.4	-4.3	82.0
9.0	-7.96	86.4	-64.8	-11.6	-49.53	-38.4	-4.09	66.1
10.0	-6.88	69.3	-64.02	-22.0	-48.5	-87.8	-4.14	50.6
11.0	-6.44	53.4	-64.48	-47.6	-45.62	-133.9	-4.15	34.6
12.0	-6.19	38.7	-63.48	-74.2	-44.3	167.9	-4.2	19.2
13.0	-5.93	26.0	-60.17	-139.2	-41.67	142.2	-4.33	4.2
14.0	-5.65	9.3	-59.7	179.2	-39.12	115.7	-4.51	-10.3
15.0	-6.09	-2.4	-55.58	143.4	-34.17	83.0	-4.74	-24.6
16.0	-6.16	-11.5	-55.17	113.7	-30.01	43.2	-5.05	-38.1
17.0	-5.93	-20.1	-58.78	56.5	-27.59	-3.7	-5.34	-51.7
18.0	-5.44	-29.6	-61.66	162.1	-25.5	-33.5	-5.75	-65.2
19.0	-4.82	-40.7	-54.84	153.2	-22.28	-67.7	-6.2	-77.9
20.0	-4.15	-53.4	-48.88	106.7	-19.71	-100.8	-6.54	-89.7
21.0	-3.53	-68.4	-53.16	76.0	-17.1	-133.6	-6.66	-100.9
22.0	-3.1	-84.1	-47.35	78.5	-15.09	-160.4	-6.53	-113.4
23.0	-2.79	-100.5	-51.08	69.3	-12.27	172.7	-6.47	-127.8
24.0	-2.52	-116.9	-45.35	59.1	-8.88	148.5	-6.88	-142.8
25.0	-2.23	-133.1	-45.66	50.8	-5.05	125.7	-8.14	-156.1
26.0	-2	-149.4	-42.65	41.4	-0.08	99.7	-10.59	-158.1
27.0	-1.84	-165.8	-41.87	9.0	5.6	67.7	-10.16	-136.7
28.0	-2.01	176.1	-41.56	9.5	11.87	28.0	-6.02	-139.9
29.0	-3.19	158.1	-40.12	-13.6	18.58	-25.4	-4.18	-157.0
30.0	-5.14	162.8	-39.99	-38.5	23.25	-102.3	-2.92	-168.9
31.0	-2.78	153.0	-41.78	-61.4	23.27	-175.8	-1.79	172.0
32.0	-2.79	133.2	-43.11	-67.2	22.83	130.6	-1.95	151.6
33.0	-4.55	110.5	-45.15	-71.4	23.59	87.6	-3.57	135.8
34.0	-10.22	103.2	-43.6	-70.1	25.31	35.0	-4.64	129.0
35.0	-11.79	147.9	-46.89	-55.5	25.68	-21.6	-5.42	122.1
36.0	-7.25	150.1	-42.7	-61.7	25.2	-72.1	-7.21	116.5
37.0	-5.29	139.3	-42.65	-70.3	25.05	-120.2	-8.07	116.8
38.0	-4.63	123.4	-39.58	-89.1	24.64	-165.2	-9.33	107.4
39.0	-5.14	103.9	-40.05	-99.8	24.52	150.5	-11.28	99.5
40.0	-6.24	91.7	-44.43	-107.8	24.39	105.4	-15.25	108.2
41.0	-6.93	67.1	-42.05	-121.2	24.25	57.2	-15.54	115.2
42.0	-7.7	25.3	-43.52	-74.9	23.75	8.1	-19.04	138.8
43.0	-7.98	-46.4	-36.57	-115.9	22.89	-37.2	-17.16	-174.2
44.0	-5.01	-110.4	-38.1	-158.7	22.56	-90.0	-10.94	172.7
45.0	-3.77	-150.6	-44.59	-175.7	20.46	-143.1	-9.92	168.9

## Typical Board Measurements


Tamb = +25°C, Tcold = -40°C, Thot = +85°C, Vd = +4V, Id = 120mA

The following values are representative of onboard measurements, on QFN access planes.




## Typical Board Measurements

Tamb = +25°C, Tcold = -40°C, Thot = +85°C, Vd = +4V, Id = 120mA




**Output IP3 versus frequency and input power at ambient temperature**




## Typical Board Measurements


Tamb = +25°C, Tcold = -40°C, Thot = +85°C, Vd = +4V, Id = 120mA

**Output IP3 at 38GHz versus temperature and input power**



**Output Power @ 1dB comp. versus temperature and frequency**



Package outline <sup>(1)</sup>


Matt tin, Lead Free	(Green)	1- Nc	9- Nc	17- Nc
Units :	mm	2- Nc	10- Vg	18- Nc
From the standard :	JEDEC MO-220 (VGGD)	3- Nc	11- Gnd <sup>(2)</sup>	19- Nc
		4- Gnd <sup>(2)</sup>	12- Nc	20- Vd
25- GND		5- RF out	13- Nc	21- Nc
		6- Gnd <sup>(2)</sup>	14- Gnd <sup>(2)</sup>	22- Nc
		7- Nc	15- RF in	23- Nc
		8- Nc	16- Gnd <sup>(2)</sup>	24- Nc

<sup>(1)</sup> The package outline drawing included to this data-sheet is given for indication. Refer to the application note AN0017 (<http://www.ums-gaas.com>) for exact package dimensions.

<sup>(2)</sup> It is strongly recommended to ground all pins marked "Gnd" through the PCB board. Ensure that the PCB board is designed to provide the best possible ground to the package.


## Definition of the Sij reference planes

The reference planes used for Sij measurements given above are symmetrical from the symmetrical axis of the package (see drawing beside). The input and output reference planes are located at 3.7mm offset (input wise and output wise respectively) from this axis. Then, the given Sij parameters incorporate the land pattern of the evaluation motherboard recommended in paragraph "Evaluation mother board".




## Evaluation mother board

- Compatible with the proposed footprint.
- Based on typically Ro4003 / 8mils or equivalent.
- Using a micro-strip to coplanar transition to access the package.
- Recommended for the implementation of this product on a module board.
- Decoupling capacitors of  $10\text{nF} \pm 10\%$  are recommended for all DC accesses.
- See application note AN0017 for details.



## Notes

Due to ESD protection circuits on RF input and output, an external capacitance might be requested to isolate the product from external voltage that could be present on the RF accesses.




ESD protections is also implemented on gate access common to 3<sup>rd</sup> and 4<sup>th</sup> stage (1<sup>st</sup> and 2<sup>nd</sup> stage are self-biased).

The DC connections do not include any decoupling capacitor in package, therefore it is mandatory to provide a good external DC decoupling (10nF) on the PC board, as close as possible to the package.

## DC Schematic

LNA: 4V, 120mA



## Recommended package footprint

Refer to the application note AN0017 available at <http://www.ums-gaas.com> for package footprint recommendations.

## SMD mounting procedure

For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017.

## Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACh N°1907/2006. More environmental data are available in the application note AN0019 also available at <http://www.ums-gaas.com>.

## Recommended ESD management

Refer to the application note AN0020 available at <http://www.ums-gaas.com> for ESD sensitivity and handling recommendations for the UMS package products.

## Ordering Information

QFN 4x5 package:

CHA2494-QEG/XY

Stick: XY = 20

Tape & reel: XY = 21

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**