

FEATURES

- Supports emerging 802.11ac high-data rate standard
- Fully integrated FEIC including 5GHz Power Amplifier, Low Noise Amplifier with Bypass mode and SP2T TX/RX Switch
- 1.8% Dynamic EVM @ Pout = 16 dBm with 802.11ac MCS9-HT80 waveform
- 29 dB of Linear Power Gain
- Power Detector with High Accuracy over 3:1 VSWR
- 2.8 dB RX Path Noise Figure with 13 dB Gain LNA Mode
- Single 3.0 to 4.8 V Supply Voltage
- 50 Ω-Internally Matched RF Ports
- Leadfree and RoHS Compliant
- 3.0 x 3.0 x 0.6 mm QFN Package

APPLICATIONS

- 802.11a/n/ac for WLAN enabled:
 - Access points
 - Media gateways
 - Set-top boxes

PRODUCT DESCRIPTION

The ANADIGICS AND0581 is a high performance InGaP HBT FEIC that incorporates a 5GHz Power Amplifier, Low Noise Amplifier, RF Switch, and Power Detector. The FEIC is designed for WLAN transmit and receive applications in the 4.9 – 5.875 GHz band. Matched to 50 Ohms and DC blocked at all RF inputs and outputs, the part requires no additional RF matching components off-chip.

The antenna port is switched between WLAN transmit and WLAN receive with low loss switches. The integrated power detector circuit facilitates accurate power control under varying load conditions.

All circuits are biased by a single +3.6 V supply and consume ultra low current in the OFF mode. The PA exhibits unparalleled linearity and efficiency for 802.11a/n/ac WLAN systems under the toughest signal conditions within these standards.

AND0581

802.11a/n/ac Power Amplifier, LNA and Tx/Rx Switch ADVANCED PRODUCT INFORMATION - Rev 0.4




Figure 1: Pinout Diagram

The AND0581 is manufactured using advanced InGaP HBT technology that offers state-of-the-art performance, reliability, temperature stability and ruggedness.




Figure 2: Block Diagram

Table 1: Pin Description Table

PIN	NAME	DESCRIPTION	PIN	NAME	DESCRIPTION
1	GND	Ground	9	GND	Ground
2	RX	5 GHz receive output port	10	VCC	Power Supply
3	GND	Ground	11	VCC	Power Supply
4	VCC	Power Supply	12	GND	Ground
5	VDET	Power detector output. DC coupled	13	ANT	Antenna port
6	PA_EN	Power Amplifier Enable. On/ Off control for the Tx path power amplifier	14	GND	Ground
7	GND	Ground	15	VRX	Switch control receive path
8	TX	5 GHz RF transmit input port	16	LNA_EN	LNA Enable. On/Off control for the Rx path low noise amplifier

ELECTRICAL CHARACTERISTICS

Table 2: Absolute Minimum and Maximum Ratings

PARAMETER	MIN	MAX	UNIT	COMMENTS
DC Power Supply	-	+6.0	V	
RF Input Level, 5 GHz PA	-	+5	dBm	Modulated
Operating Ambient Temperature	-40	+85	°C	
Storage Temperature	-55	+125	°C	
Storage Humidity	-	85	%	
Junction Temperature	-	150	°C	
	1000	-	V	Human body model (HBM)
ESD Tolerance	1000	-	V	Charged device model (CDM)
	100	-	V	Machine model (MM)
MSL Rating	MSL-1	-	-	

Functional operation to the specified performance is not implied under these conditions. Operation of any single parameter in excess of the absolute ratings may cause permanent damage. No damage occurs if one parameter is set at the limit while all other parameters are set within normal operating ranges.

Table 3: Operating Ranges

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Operating Frequency Ranges	4900	1	5875	MHz	802.11a/n/ac
DC Power Supply Voltage (Vcc)	+3.0	+3.3	+4.8	V	With RF applied
Control Pin Voltage (PA_EN, LNA_EN, VRX)	+2.8 0	+3.2 0	+4.8 +0.4	٧	Logic High/On Logic Low/Off
Operating Temperature	-40	-	+85	°C	

The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications.



Table 4: Electrical Specifications - 5GHz TX Mode (TC = +25°C, VCC = +3.3V, PA_EN = +3.2V, VRX = 0.0V, LNA_EN = 0.0V) 64 QAM OFDM 54 Mbps

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Operating Frequency	5170		5835	MHz	
Power Gain	25.5	29	34	dB	
Gain Flatness		+/-0.25		dB	Over any 80 MHz BW
		-24 215		dB mA	Pout = 20 dBm, Dyn Mode 6 Mbps data rate, Avg during packet
Error Vector Magnitude (EVM)		-35 180	218	dB mA	Pout = 18 dBm, Dyn Mode 54 Mbps data rate, Avg during packet
Error Vector Magnitude (EVM)		-36 150	-34	dB mA	Pout = 16 dBm, Dyn Mode 54 Mbps data rate, Avg during packet
		-38 95		dB mA	Pout = 5 dBm, Dyn Mode 54 Mbps data rate, Avg during packet
Transmit Mask	Pass			N/A	OFDM, All rate, Роит = 20 dBm
PA Noise Figure		5		dB	
Input Return Loss		15		dB	
Output Return Loss		15		dB	
Output Spurious Levels - Harmonics 2 fo 3 fo 4 fo		-30 -40 -60		dBm/ MHz	For Power levels up to 20 dBm OFDM 6 Mbps
Settling Time		0.5		uS	Within 0.5 dB of final value
Quiescent Current (Icq)		85		mA	

Table 5: Electrical Specifications - 5GHz Tx Mode (Tc = +25°C, Vcc = +3.3V, PA_EN = +3.2V, VRX = 0.0V, LNA_EN = 0.0V) 802.11n/ac

<u> </u>			l		<u> </u>
PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Operating Frequency	5170		5835	MHz	
		-35 180		dB mA	Роит = 17 dBm, MCS7 - HT20
Error Vector Magnitude (EVM) and Current Consumption		-34 160		dB mA	Роит = 17 dBm, MCS7 - HT40
		-35 150		dB mA	Роит = 16 dBm, MCS9 - HT80
Transmit Mask	Pass			N/A	802.11ac MCS7-MCS9, HT20 - HT80 at respective power levels noted above

Table 6: Electrical Specifications - 5GHz TX Mode Power Detector (TC = +25°C, VCC = +3.3V, PA_EN = +3.2V, VRX = 0.0V, LNA_EN = 0.0V)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
		840		mV	Роит = +18 dBm, 54 Mbps, 5170 MHz
Detector Voltage		865		mV	Pout = +18 dBm, 54 Mbps, 5500 MHz
		900		mV	Pout = +18 dBm, 54 Mbps, 5825 MHz
Total Internal Load Impedance		3		kΩ	
Load Accuracy		+/-0.5		dB	Output Power variation at 3:1 VSWR all phases
Detector Directivity		19		dB	Output Power variation at 3:1 VSWR all phases

Table 7: Electrical Specification - 5GHz RX LNA Mode
(TC = +25°C, VCC = +3.3V, LNA EN = +3.2V, VRX = +3.2V, PA EN = 0.0V)

(10 - 120 0, 100 - 10.01, ENA_EN - 10.21, 11X - 10.21, 1 A_EN - 0.01)							
PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS		
Operating Frequency	4900		5875	MHz			
Gain - LNA Mode	10	13	16	dB			
Gain Flatness		+/-0.25		dB	Across any 40 MHz band		
Rx Noise Figure		2.8		dB			
Input Return Loss		6		dB			
Output Return Loss		12		dB			
IIP3		0		dBm			
Settling Time		0.5		uS	Within 0.5 dB of final value		
Rx Current		9		mA			

Table 8: Electrical Specification - 5GHz RX Bypass Mode (TC = +25°C, VCC = +3.3V, VRX = +3.2V, LNA_EN = 0.0V, PA_EN = 0.0V)

(10 120 0) 100 10101, 1101 2111 0101, 17211 0101)						
PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS	
Operating Frequency	4900		5875	MHz		
Gain - RX Bypass Mode	-7	-5.5	-4	dB		
Gain Flatness		+/-0.25		dB	Across any 40 MHz band	
Rx Noise Figure		5.5		dB		
Input Return Loss		12		dB		
Output Return Loss		8		dB		
IIP3		+23		dBm		
Settling Time		0.5		uS	Within 0.5 dB of final value	

Table 9: Electrical Specifications - Switch and Control Pin (TC = +25°C, VCC = +3.3V, Vcontrol High = +3.2V, Vcontrol Low = 0.0V)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Control Pin Steady State Input Current (PA_EN)		20 0.5		uA uA	Logic Hi/On Logic Low/OFF
Control Pin Steady State Input Current (VRX)		10 0.5		uA uA	Logic Hi/On Logic Low/OFF
Control Pin Steady State Input Current (LNA_EN)		580 0.5		uA uA	Logic Hi/On Logic Low/OFF
Idle Current		6		uA	Total from all bias Pins, Controls in OFF mode Vcc = 3.6V
TX-RX Isolation		25		dB	

Table 10: Switch Modes of Operation

Mode of Operation	PA_EN	LNA_EN	VRX
TX Mode	HIGH	LOW	LOW
RX LNA Mode	LOW	HIGH	HIGH
RX Bypass Mode	LOW	LOW	HIGH
Power on Reset	LOW	LOW	LOW

Vcc = +3.0 V to +4.8 V; Logic State LOW = 0 V to +0.4 V; Logic State HIGH = +2.8 V to +4.8 V



APPLICATION SCHEMATIC

Although not shown in the schematic, a large value capacitor (~ 10 uF) should be connected to the voltage supply lines for low frequency decoupling.





Figure 3: Application Schematic



S Y	DIMENSIONS-MM								
M	DIIVII		- IVI IVI	No.					
ို	MIN.	NOM.	MAX.	ĬΈ					
Α	0.50	0.55	0.60						
A1	0.00	0.02	0.05						
Ь	0.18	0.25	0.30						
D		3.00 BSC							
D1	1.55	1.70	1.80						
E		3.00 BSC							
E1	1.55	1.70	1.80						
е									
L	0.20	0.30	0.40						

NOTES:

- TERMINAL #1 IDENTIFIER AND PAD NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012.
- 2) DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
- BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

Figure 4: Package Outline Drawing





Figure 5: Branding Specification



NOTES:

- (1) OUTLINE DRAWING REFERENCE: 98001-TBD
- (2) UNLESS SPECIFIED DIMENSIONS ARE SYMMETRICAL ABOUT CENTER LINES SHOWN.
- (3) DIMENSIONS IN MILLIMETERS.
- (4) VIAS SHOWN IN PCB METAL VIEW ARE FOR REFERENCE ONLY. NUMBER & SIZE OF THERMAL VIAS REQUIRED DEPENDENT ON HEAT DISSIPATION REQUIREMENT AND THE PCB PROCESS CAPABILITY.
- (5) RECOMMENDED STENCIL THICKNESS: APPROX. 0.125mm (5 Mils)




Figure 6: Recommended PCB Layout





Figure 7: Carrier Tape



DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

Figure 8: Reel

ORDERING INFORMATION

ORDER NUMBER	TEMPERATURE RANGE	PACKAGE DESCRIPTION	COMPONENT PACKAGING				
AND0581P7	-40 °C to +85 °C	16 pin, 3.0 x 3.0 x 0.6 mm Surface Mount Module	Bags				
AND0581P9	-40 °C to +85 °C	16 pin, 3.0 x 3.0 x 0.6 mm Surface Mount Module	Partial Reel				
AND0581V3	-40 °C to +85 °C	16 pin, 3.0 x 3.0 x 0.6 mm Surface Mount Module	5000 piece T/R				
EVB0581	-40 °C to +85 °C	Evaluation Board	Evaluation Board				



ANADIGICS, Inc.

141 Mount Bethel Road Warren, New Jersey 07059, U.S.A.

Tel: +1 (908) 668-5000 Fax: +1 (908) 668-5132

URL: http://www.anadigics.com

IMPORTANT NOTICE

ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a product's formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders.

WARNING

ANADIGICS products are not intended for use in life support appliances, devices or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.

