

512MB – 64M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package

FEATURES

- Data rate = 667, 533, 400
- Package:
 - 208 Plastic Ball Grid Array (PBGA), 16 x 22mm
 - · 1.0mm pitch
- Supply Voltage = 1.8V ± 0.1V
- Differential data strobe (DQS, DQS#) per byte
- Internal, pipelined, double data rate architecture
- 4-bit prefetch architecture
- DLL for alignment of DQ and DQS transitions with clock signal
- Eight internal banks for concurrent operation (Per DDR2 SDRAM Die)
- Programmable Burst lengths: 4 or 8
- Auto Refresh and Self Refresh Modes
- On Die Termination (ODT)
- Adjustable data output drive strength
- Programmable CAS latency: 3, 4, 5, or 6
- Posted CAS additive latency: 0, 1, 2, 3 or 4
- Vccq is common to Vcc
- Write latency = Read latency 1* tck
- Commercial, Industrial and Military Temperature Ranges
- Organized as 64M x 64
- Weight: W3H64M64E-XSBX 2.5 grams typical

BENEFITS

- 58% Space Savings vs. FBGA
- Reduced part count
- 43% I/O reduction vs FBGA
- Reduced trace lengths for lower parasitic capacitance
- Suitable for hi-reliability applications
- Upgradeable to 128M x 64 density (contact factory for information)

TYPICAL APPLICATION




FIGURE 1 - DENSITY COMPARISONS

	CSP Approach (mm)	W3H64M64E-XSBX	s
	8 8 8 8 8 S S S S S S S S S S S S S S S	Microsemi. 222 W3H64M64E-XSBX ✓—16	A V I N G S
Area	4 x 100mm² = 400mm²	352mm ²	13%
I/O Count	4 x 84 balls = 368 balls	208 Balls	33%

^{*} This product is subject to change without notice



FIGURE 2 - FUNCTIONAL BLOCK DIAGRAM






FIGURE 3 – PIN CONFIGURATION

TOP VIEW

1 2 5 7 11 3 4 6 8 9 10 Α Vcc V_{SS} Vcc Vcc V_{SS} Vcc Vss Vcc Vss V_{CC} В Vss NC NC NC Vss NC NC NC NC Vcc C Vss NC NC NC NC NC NC (DQ34 CK3 CK3# Vss D DQ35 DQ51 NC NC NC NC (DQ50) DQ53 DQ37 CK2# CK2 Ε DQ52 (DQ36 DQ33 NC BA2 DNU (DQ39) (LDQS2) (LDQS3) (DQ48) DQ32 F (LDM3) (LDM2) DQ49 DQ43) (DQ59 DNU DQ55 DQ58 DQ42 (LDQS2#) LDQS3# G DQ38 DQ54 DQ60 DQ57 (UDM2) Vss (DQ63) DQ56 DQ40 (DQ61 DQ45 Н (UDM3) (DQ44) DQ41 (DQ46) (DQ62) Vcc (DQ47 (UDQS2) (UDQS3) (UDQS2# UDQS3# J Vcc A6 A10 A9 Vcc Vss ` Vcc А3 A12 (DNU* Vcc K V_{SS} A0 A11 Vcc V_{SS} V_{REF} Vss Vcc A1 BA1 Vss A2 A7 Vcc A4 A8 Vcc Vss Vcc BA0 A5 Vcc M (UDQS1#) (UDQS1) (UDQSO) (DQ15) (DQ30) (DQ14) DQ9) (DQ12) (UDM1) Vcc UDQS0# Ν (DQ13) (DQ29) DQ8) (DQ24) (DQ31) (UDMO) (DQ28) (DQ22) Vss (DQ25) DQ6 Ρ (LDQS1#) (LDQS0#) (DQ10) (DQ26) (DQ23) (DQ27) (DQ17) (LDM0) (LDM1) ODT (DQ11) R (DQ0) (DQ16) (LDQS1) (LDQS0) DQ7 DQ4 NC NC NC DQ1 (DQ20) Т (cko) (CK0# (DQ18) DQ5 (DQ21) NC NC CKE WE# (DQ19) DQ3 U Vss (CK1# CK1 DQ2 RAS# CAS# NC NC NC NC Vss Vss NC NC CS# NC NC NC NC Vss Vcc W V_{SS} V_{CC} V_{SS} V_{CC} V_{CC} V_{SS} Vcc V_{CC} V_{SS} V_{CC} V_{SS}

^{*} Ball J10 is reserved for signal A13 on 128Mx64 and higher densities.



TABLE 1 - BALL DESCRIPTIONS

Symbol	Туре	Description
ODT	Input	On-Die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each of the following balls: DQ0–DQ63, LDM, UDM, LDQS, LDQS#, UDQS, and UDQS#. The ODT input will be ignored if disabled via the LOAD MODE command.
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQS and DQS/DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM. The specific circuitry that is enabled/disabled is dependent on the DDR2 SDRAM configuration and operating mode. CKE LOW provides PRECHARGE power-down mode and SELF-REFRESH action (all banks idle), or ACTIVE power-down (row active in any bank). CKE is synchronous for power-down entry, Power-down exit, output disable, and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CKE, and ODT) are disabled during power-down. Input buffers (excluding CKE) are disabled during self refresh. CKE is an SSTL_18 input but will detect a LVCMO SLOW level once Vcc is applied during first power-up. After VREF has become stable during the power on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper SELF-REFRESH operation, VREF must be maintained.
CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, WE# (along with CS#) define the command being entered.
LDM, UDM	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is concurrently sampled HIGH during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. LDM is DM for lower byte DQ0–DQ7 and UDM is DM for upper byte DQ8–DQ15, of each of U0-U3
BA0-BA2	Input	Bank address inputs: BA0–BA2 define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0–BA2 define which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the LOAD MODE command.
A0-A12	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA2–BA0) or all banks (A10 HIGH) The address inputs also provide the op-code during a LOAD MODE command.
DQ0-63	I/O	Data input/output: Bidirectional data bus
UDQS, UDQS#	I/O	Data strobe for upper byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. UDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
LDQS, LDQS#	I/O	Data strobe for lower byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. UDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
Vcc	Supply	Power Supply: Core & IOs Note: Vccq is common to Vcc
Vref	Supply	SSTL_18 reference voltage.
Vss	Supply	Ground
NC	-	No connect: These balls should be left unconnected.
DNU	-	Future use



DESCRIPTION

The 4Gb DDR2 SDRAM is a high-speed CMOS, dynamic random-access memory containing 4,294,967,296 bits. Each of the four chips in the MCP are internally configured as 8-bank DRAM. The block diagram of the device is shown in Figure 2. Ball assignments and are shown in Figure 3.

The 4Gb DDR2 SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. A single read or write access for the 4Gb DDR2 SDRAM effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O balls.

A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs. There are strobes, one for the lower byte (LDQS, LDQS#) and one for the upper byte (UDQS, UDQS#).

The 4Gb DDR2 SDRAM operates from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

The DDR2 SDRAM provides for programmable read or write burst lengths of four or eight locations. DDR2 SDRAM supports interrupting a burst read of eight with another read, or a burst write of eight with another write. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAMs, the pipelined, multibank architecture of DDR2 SDRAMs allows for concurrent operation, thereby providing high, effective bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving power-down mode.

All inputs are compatible with the JEDEC standard for SSTL_18. All full drive-strength outputs are SSTL_18-compatible.

GENERAL NOTES

The functionality and the timing specifications discussed in this data sheet are for the DLL-enabled mode of operation.

Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise. Additionally, each chip is divided into 2 bytes, the lower byte and upper byte. For the lower byte (DQ0–DQ7), DM refers to LDM and DQS refers to LDQS. For the upper byte (DQ8–DQ15), DM refers to UDM and DQS refers to UDQS.

Complete functionality is described throughout the document and any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.


Any specific requirement takes precedence over a general statement.

INITIALIZATION

DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. The following sequence is required for power up and initialization and is shown in Figure 4 on page 7.



FIGURE 4 - POWER-UP AND INITIALIZATION





NOTES:

- 1. Applying power; if CKE is maintained below 0.2 x Vcco, outputs remain disabled. To guarantee Rπ (ODT resistance) is off, VREF must be valid and a low level must be applied to the ODT ball (all other inputs may be undefined, I/Os and outputs must be less than Vcco during voltage ramp time to avoid DDR2 SDRAM device latch-up). At least one of the following two sets of conditions (A or B) must be met to obtain a stable supply state (stable supply defined as Vcc, Vcco,VREF, and Vπ are between their minimum and maximum values as stated in DC Operating Conditions table):
 - A. (single power source) The Vcc voltage ramp from 300mV to Vcc (MIN) must take no longer than 200ms; during the Vcc voltage ramp, |Vcc Vcco| ≤ 0.3V. Once supply voltage ramping is complete (when Vcco crosses Vcc (MIN), DC Operating Conditions table specifications apply.
 - · Vcc, Vccq are driven from a single power converter output
 - VTT is limited to 0.95V MAX
 - VREF tracks Vcco/2; VREF must be within ±0.3V with respect to Vcco/2 during supply ramp time
 - Vccq ≥ VREF at all times
 - B. (multiple power sources) Vcc ≥ Vcco must be maintained during supply voltage ramping, for both AC and DC levels, until supply voltage ramping completes (Vcco crosses Vcc [MIN]). Once supply voltage ramping is complete, DC Operating Conditions table specifications apply.
 - Apply Vcc before or at the same time as Vccc, Vcc voltage ramp time must be ≤ 200ms from when Vcc ramps from 300mV to Vcc (MIN)
 - Apply Vcco before or at the same time as VTT, the Vcco voltage ramp time from when Vcc (MIN) is achieved to when Vcco (MIN) is achieved must be ≤ 500ms; while Vcc is ramping, current can be supplied from Vcc through the device to Vcco
 - VREF must track Vccq/2, VREF must be within ±0.3V with respect to Vccq/2 during supply ramp time; Vccq ≥ VREF must be met at all times
 - Apply VTT, The VTT voltage ramp time from when Vccq (MIN) is achieved to when vTT (MIN) is achieved must be no greater than 500ms
- CKE uses LVCMOS input levels prior to state T0 to ensure DQs are High-Z during device power-up prior to VREF. being stable. After state T0, Cke is required to have SSTL_18 input levels. Once CKE transitions to a high level, it must stay HIGH for the duration on the initialization sequence.
- PRE = PRECHARGE command, LM = LOAD MODE command, MR = Mode Register, EMR = extended mode register, EMR2 = extended mode register 2, EMR3 = extended mode register 3, REF = REFRESH command, ACT = ACTIVE command, A10 = PRECHARGE ALL, CODE = desired value for mode registers (blank addresses are required to be decoded), VALID any valid command/address, RA = row address, bank address.
- DM represents UDM & LDM, DQS represents, UDQS, UDQS#, LDQS, LDQS#, RDQS, RDQS#, DQ represents DQ0-63
- For a minimum of 200 µs after stable power and clock (CK, CK#), apply NOP or DESELECT commands, then take CKE HIGH.
- 6. Wait a minimum of 400ns, then issue a PRECHARGE ALL command.
- Issue a LOAD MODE command to the EMR(2). (To issue an EMR(3) command, provide LOW to BA2 and BA0, and provide HIGH to BA1.) Set register E7 to "0" or "1;" all others must be "0".
- Issue LOAD MODE command to the EMR(3). (to issue and EMR(3) command, provide HIGH to BA0 = 1, BA1 = 1, and BA2 = 0.) Set all registers to "0".
- Issue a LOAD MODE command to the EMR to enable DLL. To issue a CLL ENABLE command provide LOW to BA1, BA2 and A0; provide HIGH to BA0. Bits E7, E8 and E9 can be set to "0" or "1:" Micron recommends setting them to "0".
- Issue a LOAD MODE command for DLL RESET. 200 cycles of clock input is required to lock the DLL. (To issue a DLL RESET, provide HIGH to A8 and provide LOW to BA2 = BA1 = BA0 = 0.)
 CKE must be HIGH the entire time.
- 11. Issue PRECHARGE ALL command.
- 12 Issue two or more REFRESH commands
- Issue a LOAD MODE command with LOW to A8 to initialize device operation (i.e., to program
 operating parameters without resetting the DLL). To access the mode registers, BA0 = 0, BA1 =
 0. BA2 = 0.
- Issue a LOAD MODE command to the EMR to enable OCD default by setting bits E7, E8, and E9 to "1," and then setting all other desired parameters. To access the extended mode register, BA2 = 0. BA1 = 0. BA0 = 1.
- Issue a LOAD MODE command to the EMR to enable OCD exit by setting bits E7, E8, and E9 to "0," and then setting all other desired parameters. To access the extended mode registers, BA2 = 0, BA1 = 0, BA0 = 1.
- The DDR2 SDRAM is now initialized and ready for normal operation 200 clock cycles after the DLL RESET at Tf0.



MODE REGISTER (MR)

The mode register is used to define the specific mode of operation of the DDR2 SDRAM. This definition includes the selection of a burst length, burst type, CL, operating mode, DLL RESET, write recovery, and power-down mode, as shown in Figure 5. Contents of the mode register can be altered by re-executing the LOAD MODE (LM) command. If the user chooses to modify only a subset of the MR variables, all variables (M0–M12) must be programmed when the command is issued.

The mode register is programmed via the LM command (bits BA2-BA0 = 0, 0, 0) and other bits (M12-M0) will retain the stored information until it is programmed again or the device loses power (except for bit M8, which is self-clearing). Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The LM command can only be issued (or reissued) when all banks are in the precharged state (idle state) and no bursts are in progress. The controller must wait the specified time t_{MRD} before initiating any subsequent operations such as an ACTIVE command. Violating either of these requirements will result in unspecified operation.

BURST LENGTH

Burst length is defined by bits M0–M3, as shown in Figure 5. Read and write accesses to the DDR2 SDRAM are burst-oriented, with the burst length being programmable to either four or eight. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A2–Ai when BL = 4 and by A3–Ai when BL = 8 (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

BURST TYPE

Accesses within a given burst may be programmed to be either sequential or interleaved. The burst type is selected via bit M3, as shown in Figure 5. The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in Table 2. DDR2 SDRAM supports 4-bit burst mode and 8-bit burst mode only. For 8-bit burst mode, full interleave address ordering is supported; however, sequential address ordering is nibble-based.

FIGURE 5 – MODE REGISTER (MR) DEFINITION






TABLE 2 - BURST DEFINITION

Burst	Starting Column Address			Order of Access	es Within a Burst
Length				Type = Sequential	Type = Interleaved
		A1	A0		
		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	A2	A1	A0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

OPERATING MODE

The normal operating mode is selected by issuing a command with bit M7 set to "0," and all other bits set to the desired values, as shown in Figure 5. When bit M7 is "1," no other bits of the mode register are programmed. Programming bit M7 to "1" places the DDR2 SDRAM into a test mode that is only used by the manufacturer and should not be used. No operation or functionality is guaranteed if M7 bit is '1.'

DLL RESET

DLL RESET is defined by bit M8, as shown in Figure 5. Programming bit M8 to "1" will activate the DLL RESET function. Bit M8 is self-clearing, meaning it returns back to a value of "0" after the DLL RESET function has been issued.

Anytime the DLL RESET function is used, 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tac or tdosck parameters.

WRITE RECOVERY

Write recovery (WR) time is defined by bits M9–M11, as shown in Figure 5. The WR register is used by the DDR2 SDRAM during WRITE with auto precharge operation. During WRITE with auto precharge operation, the DDR2 SDRAM delays the internal auto precharge operation by WR clocks (programmed in bits M9–M11) from the last data burst.

WR values of 2, 3, 4, 5, or 6 clocks may be used for programming bits M9–M11. The user is required to program the value of WR, which is calculated by dividing t_{WR} (in ns) by t_{CK} (in ns) and rounding up a non integer value to the next integer; WR [cycles] = t_{WR} [ns] / t_{CK} [ns]. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

POWER-DOWN MODE

Active power-down (PD) mode is defined by bit M12, as shown in Figure 5. PD mode allows the user to determine the active power-down mode, which determines performance versus power savings. PD mode bit M12 does not apply to precharge PD mode.

When bit M12 = 0, standard active PD mode or "fast-exit" active PD mode is enabled. The t_{XARD} parameter is used for fast-exit active PD exit timing. The DLL is expected to be enabled and running during this mode.

When bit M12 = 1, a lower-power active PD mode or "slow-exit" active PD mode is enabled. The txaRD parameter is used for slow-exit active PD exit timing. The DLL can be enabled, but "frozen" during active PD mode since the exit-to-READ command timing is relaxed. The power difference expected between PD normal and PD low-power mode is defined in the lcc table.



CAS LATENCY (CL)


The CAS latency (CL) is defined by bits M4–M6, as shown in Figure 5. CL is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The CL can be set to 3, 4, 5, or 6 clocks, depending on the speed grade option being used.

DDR2 SDRAM does not support any half-clock latencies. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

DDR2 SDRAM also supports a feature called posted CAS additive latency (AL). This feature allows the READ command to be issued prior to t_{RCD} (MIN) by delaying the internal command to the DDR2 SDRAM by AL clocks.

Examples of CL = 3 and CL = 4 are shown in Figure 6; both assume AL = 0. If a READ command is registered at clock edge n, and the CL is m clocks, the data will be available nominally coincident with clock edge n+m (this assumes AL=0).

FIGURE 6 - CAS LATENCY (CL)






EXTENDED MODE REGISTER (EMR)

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable, output drive strength, on die termination (ODT) (RTT), posted AL, off-chip driver impedance calibration (OCD), DQS# enable/disable, RDQS/RDQS# enable/disable, and output disable/enable. These functions are controlled via the bits shown in Figure 7. The EMR is programmed via the LOAD MODE (LM) command and will retain the stored information until it

is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

The EMR must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time t_{MRD} before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

FIGURE 7 - EXTENDED MODE REGISTER DEFINITION



- * E13(A13) and E16(BA2) are reserved and must be programmed to "0". NOTES:
- 1. During initialization all three bits must be set to "1" for OCD default state, then must be set to "0" before initialization is finished.
- 2. A13 is not used.



DLL ENABLE/DISABLE

The DLL may be enabled or disabled by programming bit E0 during the LM command, as shown in Figure 7. The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using an LM command.

The DLL is automatically disabled when entering SELF REFRESH operation and is automatically re-enabled and reset upon exit of SELF REFRESH operation.

Any time the DLL is enabled (and subsequently reset), 200 clock cycles must occur before a READ command can be issued, to allow time for the internal clock to synchronize with the external clock. Failing to wait for synchronization to occur may result in a violation of the t_{AC} or t_{DQSCK} parameters.

OUTPUT DRIVE STRENGTH

The output drive strength is defined by bit E1, as shown in Figure 7. The normal drive strength for all outputs are specified to be SSTL_18. Programming bit E1 = 0 selects normal (full strength) drive strength for all outputs. Selecting a reduced drive strength option (E1 = 1) will reduce all outputs to approximately 60 percent of the SSTL_18 drive strength. This option is intended for the support of lighter load and/or point-to-point environments.

DQS# ENABLE/DISABLE

The DQS# ball is enabled by bit E10. When E10 = 0, DQS# is the complement of the differential data strobe pair DQS/DQS#. When disabled (E10 = 1), DQS is used in a single ended mode and the DQS# ball is disabled. When disabled, DQS# should be left floating. This function is also used to enable/disable RDQS#. If RDQS is enabled (E11 = 1) and DQS# is enabled (E10 = 0), then both DQS# and RDQS# will be enabled.

OUTPUT ENABLE/DISABLE

The OUTPUT ENABLE function is defined by bit E12, as shown in Figure 7. When enabled (E12 = 0), all outputs (DQs, DQS, DQS#, RDQS, RDQS#) function normally. When disabled (E12 = 1), all DDR2 SDRAM outputs (DQs, DQS, DQS#, RDQS, RDQS#) are disabled, thus removing output buffer current. The output disable feature is intended to be used during Icc characterization of read current.

ON-DIE TERMINATION (ODT)

ODT effective resistance, RTT (EFF), is defined by bits E2 and E6 of the EMR, as shown in Figure 7. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DDR2 SDRAM controller to independently turn on/off ODT for any or all devices. RTT effective resistance values of 50Ω .75 Ω . and 150Ω are selectable and apply to each DQ, DQS/DQS#, RDQS/RDQS#, UDQS/UDQS#, LDQS/LDQS#, DM, and UDM/ LDM signals. Bits (E6, E2) determine what ODT resistance is enabled by turning on/off "sw1," "sw2," or "sw3." The ODT effective resistance value is elected by enabling switch "sw1," which enables all R1 values that are 150Ω each, enabling an effective resistance of 75Ω (R_{TT2}(EFF) = R2/2). Similarly, if "sw2" is enabled, all R2 values that are 300Ω each, enable an effective ODT resistance of 150 Ω (RTT2(EFF) = R2/2). Switch "sw3" enables R1 values of 100Ω enabling effective resistance of 50Ω Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

The ODT control ball is used to determine when $R_{TT}(EFF)$ is turned on and off, assuming ODT has been enabled via bits E2 and E6 of the EMR. The ODT feature and ODT input ball are only used during active, active power-down (both fast-exit and slow-exit modes), and precharge power-down modes of operation. ODT must be turned off prior to entering self refresh. During power-up and initialization of the DDR2 SDRAM, ODT should be disabled until issuing the EMR command to enable the ODT feature, at which point the ODT ball will determine the $R_{TT}(EFF)$ value. Any time the EMR enables the ODT function, ODT may not be driven HIGH until eight clocks after the EMR has been enabled. See "ODT Timing" section for ODT timing diagrams.




POSTED CAS ADDITIVE LATENCY (AL)

Posted CAS additive latency (AL) is supported to make the command and data bus efficient for sustainable bandwidths in DDR2 SDRAM. Bits E3–E5 define the value of AL, as shown in Figure 7. Bits E3–E5 allow the user to program the DDR2 SDRAM with an inverse AL of 0, 1, 2, 3, or 4 clocks. Reserved states should not be used as unknown operation or incompatibility with future versions may result.

In this operation, the DDR2 SDRAM allows a READ or WRITE command to be issued prior to t_{RCD} (MIN) with the requirement that $AL \leq t_{RCD}$ (MIN). A typical application using this feature would set $AL = {}^{t}RCD$ (MIN) - 1x t_{CK} . The READ or WRITE command is held for the time of the AL before it is issued internally to the DDR2 SDRAM device. RL is controlled by the sum of AL and CL; RL = AL+CL. Write latency (WL) is equal to RL minus one clock; WL = AL + CL - 1 x t_{CK} .

FIGURE 8 – EXTENDED MODE REGISTER 2 (EMR2) DEFINITION





EXTENDED MODE REGISTER 2

The extended mode register 2 (EMR2) controls functions beyond those controlled by the mode register. Currently all bits in EMR2 are reserved, as shown in Figure 8. The EMR2 is programmed via the LM command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

EMR2 must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time t_{MRD} before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

EXTENDED MODE REGISTER 3

The extended mode register 3 (EMR3) controls functions beyond those controlled by the mode register. Currently, all bits in EMR3 are reserved, as shown in Figure 9. The EMR3 is programmed

via the LM command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

EMR3 must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time t_{MRD} before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

COMMAND TRUTH TABLES

The following tables provide a quick reference of DDR2 SDRAM available commands, including CKE power-down modes, and bank-to-bank commands.

FIGURE 9 - EXTENDED MODE REGISTER 3 (EMR3) DEFINITION






TABLE 3 - TRUTH TABLE - DDR2 COMMANDS

	C	KE					BA2	A12			
Function	Previous Cycle	Current Cycle	CS#	RAS#	CAS#	WE#	BA1 BA0	A12 A11	A10	A9-A0	Notes
LOAD MODE	Н	Н	L	L	L	L	BA		OP Code		2
REFRESH	Н	Н	L	L	L	Н	Х	Х	Х	Х	
SELF-REFRESH Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	
SELF-REFRESH Exit	L	Н	H L	X	X	X	Х	Х	Х	Х	7
Single bank precharge	Н	Н	L	L	Н	L	BA	Х	L	Х	2
All banks PRECHARGE	Н	Н	L	L	Н	L	Х	Х	Н	Х	
Bank activate	Н	Н	L	L	Н	Н	BA	Row Address		s	
WRITE	Н	Н	L	L	Н	L	BA	Column Address	L	Column Address	2, 3
WRITE with auto precharge	Н	Н	L	Н	L	L	BA	Column Address	Н	Column Address	2, 3
READ	Н	Н	L	Н	L	Н	BA	Column Address	L	Column Address	2, 3
READ with auto precharge	Н	Н	L	Н	L	Н	BA	Column Address	Н	Column Address	2, 3
NO OPERATION	Н	X	L	Н	Н	Н	Х	Χ	Х	Х	
Device DESELECT	Н	X	Н	Х	Х	Х	Х	Х	Х	Х	
POWER-DOWN entry	Н	L	Н	Х	Х	Х	χ	X	Х	X	4
FOWER-DOWN CIRTY	11	L	L	Н	Н	Н	^	^	^	^	4
POWER-DOWN exit	L	Н	Н	Χ	Χ	Χ	χ	X	X	X	4
I OWEN-DOWN GAIL	L	11	L	Н	Н	Н	^	^	^	^	7

NOTES:

- 1. All DDR2 SDRAM commands are defined by states of CS#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock.
- 2. Bank addresses (BA) BA0-BA2 determine which bank is to be operated upon. BA during a LM command selects which mode register is programmed.
- 3. 3. Burst reads or writes at BL = 4 cannot be terminated or interrupted.
- 4. The power-down mode does not perform any REFRESH operations. The duration of power-down is therefore limited by the refresh requirements outlined in the AC parametric section.
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh. See "On-Die Termination (ODT)" for details.
- 6. "X" means "H or L" (but a defined logic level).
- 7. Self refresh exit is asynchronous.



DESELECT

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR2 SDRAM. The DDR2 SDRAM is effectively deselected. Operations already in progress are not affected.

NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to instruct the selected DDR2 SDRAM to perform a NOP (CS# is LOW; RAS#, CAS#, and WE are HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

LOAD MODE (LM)

The mode registers are loaded via inputs BA2–BA0, and A12–A0. BA2–BA0 determine which mode register will be programmed. See "Mode Register (MR)". The LM command can only be issued when all banks are idle, and a subsequent execute able command cannot be issued until t_{MRD} is met.

BANK/ROW ACTIVATION

ACTIVE COMMAND

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA2–BA0 inputs selects the bank, and the address provided on inputs A12–A0 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

ACTIVE OPERATION


Before any READ or WRITE commands can be issued to a bank within the DDR2 SDRAM, a row in that bank must be opened (activated), even when additive latency is used. This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated.

After a row is opened with an ACTIVE command, a READ or WRITE command may be issued to that row, subject to the t_{RCD} specification. t_{RCD} (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles. For example, a t_{RCD} (MIN) specification of 20ns with a 266 MHz clock (t_{CK} = 3.75ns) results in 5.3 clocks, rounded up to 6.

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by tRC

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by t_{RRD}

FIGURE 10 - ACTIVE COMMAND





READ COMMAND

The READ command is used to initiate a burst read access to an active row. The value on the BA2–BA0 inputs selects the bank, and the address provided on inputs A0–i (where i = A9) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

READ OPERATION

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is automatically precharged at the completion of the burst. If auto precharge is disabled, the row will be left open after the completion of the burst.


During READ bursts, the valid data-out element from the starting column address will be available READ latency (RL) clocks later. RL is defined as the sum of AL and CL; RL = AL + CL. The value for AL and CL are programmable via the MR and EMR commands, respectively. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (i.e., at the next crossing of CK and CK#).

DQS/DQS# is driven by the DDR2 SDRAM along with output data. The initial LOW state on DQS and HIGH state on DQS# is known as the read preamble (trpre). The LOW state on DQS and HIGH state on DQS# coincident with the last data-out element is known as the read postamble (trpst).

Upon completion of a burst, assuming no other commands have been initiated, the DQ will go High-Z.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued x cycles after the first READ command, where x equals BL / 2 cycles.

FIGURE 11 - READ COMMAND





WRITE COMMAND

The WRITE command is used to initiate a burst write access to an active row. The value on the BA2–BA0 inputs selects the bank, and the address provided on inputs A0–9 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory; if the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

WRITE OPERATION

WRITE bursts are initiated with a WRITE command, as shown in Figure 12. DDR2 SDRAM uses WL equal to RL minus one clock cycle [WL = RL - 1CK = AL + (CL - 1CK)]. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered on the first rising edge of DQS following the WRITE command, and subsequent data elements will be registered on successive edges of DQS. The LOW state on DQS between the WRITE command and the first rising edge is known as the write preamble; the LOW state on DQS following the last data-in element is known as the write postamble.

The time between the WRITE command and the first rising DQS edge is WL \pm tpqss. Subsequent DQS positive rising edges are timed, relative to the associated clock edge, as \pm tpqss. tpqss is specified with a relatively wide range (25 percent of one clock cycle). All of the WRITE diagrams show the nominal case, and where the two extreme cases (tpqss [MIN] and tpqss [MAX]) might not be intuitive, they have also been included. Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide continuous flow of input data. The first data element from the new burst is applied after the last element of a completed burst. The new WRITE command should be issued *x* cycles after the first WRITE command, where *x* equals BL/2.

DDR2 SDRAM supports concurrent auto precharge options, as shown in Table 4.

DDR2 SDRAM does not allow interrupting or truncating any WRITE burst using BL = 4 operation. Once the BL = 4 WRITE command is registered, it must be allowed to complete the entire WRITE burst cycle. However, a WRITE (with auto precharge disabled) using BL = 8 operation might be interrupted and truncated ONLY by another WRITE burst as long as the interruption occurs on a 4-bit boundary, due to the 4n prefetch architecture of DDR2 SDRAM. WRITE burst BL = 8 operations may not to be interrupted or truncated with any command except another WRITE command.

Data for any WRITE burst may be followed by a subsequent READ command. The number of clock cycles required to meet t_{WTR} is either 2 or t_{WTR}/t_{CK} , whichever is greater. Data for any WRITE burst may be followed by a subsequent PRECHARGE command. t_{WT} starts at the end of the data burst, regardless of the data mask condition.



FIGURE 12 - WRITE COMMAND




TABLE 4 - WRITE USING CONCURRENT AUTO PRECHARGE

From Command (Bank n) To Command (Bank m)		Minimum Delay (With Concurrent Auto Precharge)	Units
	READ OR READ w/AP		tcк
WRITE with Auto Precharge	WRITE or WRITE w/AP	(BL/2)	tcк
	PRECHARGE or ACTIVE	1	tcк



PRECHARGE COMMAND

The PRECHARGE command, illustrated in Figure 13, is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (trp) after the PRECHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

PRECHARGE OPERATION

Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA2–BA0 select the bank. Otherwise BA2–BA0 are treated as "Don't Care."

When all banks are to be precharged, inputs BA2–BA0 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. t_{RPA} timing applies when the PRECHARGE (ALL) command is issued, regardless of the number of banks already open or closed. If a single-bank PRECHARGE command is issued, t_{RP} timing applies.

SELF REFRESH COMMAND

The SELF REFRESH command can be used to retain data in the DDR2 SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR2 SDRAM retains data without external clocking. All power supply inputs (including V_{REF}) must be maintained at valid levels upon entry/exit and during SELF REFRESH operation.

The SELF REFRESH command is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering self refresh and is automatically enabled upon exiting self refresh (200 clock cycles must then occur before a READ command can be issued). The differential clock should remain stable and meet t_{CKE} specifications at least 1 x t_{CK} after entering self refresh mode. All command and address input signals except CKE are "Don't Care" during self refresh.

The procedure for exiting self refresh requires a sequence of commands. First, the differential clock must be stable and meet t_{CK} specifications at least 1 x t_{CK} prior to CKE going back HIGH. Once CKE is HIGH ($t_{\text{CLE}}(\text{MIN})$) has been satisfied with four clock registrations), the DDR2 SDRAM must have NOP or DESELECT commands issued for t_{XSNR} because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOP or DESELECT commands for 200 clock cycles before applying any other command.

NOTE: Self refresh not available at military temperature..

FIGURE 13 - PRECHARGE COMMAND






TABLE 5 - DC OPERATING CONDITIONS

All voltages referenced to Vss

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Supply voltage	Vcc	1.7	1 .8	1 .9	V	1
I/O Reference voltage	V _{REF}	0.49 x Vcc	0.50 x Vcc	0.51 x Vcc	V	1
I/O Termination voltage	V _{TT}	V _{REF} -0.04	V _{REF}	V _{REF} + 0.04	V	2

NOTES:

- 1. V_{REF} is expected to equal V_{CC}/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed ±1 percent of the DC value. Peak-to-peak AC noise on V_{REF} may not exceed ±2 percent of V_{REF}. This measurement is to be taken at the nearest V_{REF} bypass capacitor.
- 2. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.

TABLE 6 – ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	MIN	MAX	U nit
Vcc/ Vccq	Voltage on Vcc pin relative to Vss	-1.0	2.3	V
VIN, VOUT	Voltage on any pin relative to V _{SS}	-0.5	2.3	V
T _{STG}	Storage temperature	-55	125	°C
		-20	20	μΑ
lι	Input leakage current; Any input 0V <v<sub>IN<v<sub>CC; V_{REF} input 0V<v<sub>IN<0.95V; Other pins not under test = 0V</v<sub></v<sub></v<sub>	_	_	_
		-1.0 2.3 V -0.5 2.3 V -55 125 °C -20 20 μΑ	_	
loz	Output leakage current; 0V <vout<vcc; and="" are="" disable<="" dqs="" odt="" td=""><td>-5</td><td>5</td><td>μA</td></vout<vcc;>	-5	5	μA
Ivref	V _{REF} leakage current; V _{REF} = Valid V _{REF} level	-8	8	μΑ

TABLE 7 - INPUT/OUTPUT CAPACITANCE

 $T_A = 25^{\circ}C$, f = 1MHz, $V_{CC} = 1.8V$

Parameter	Symbol	Max	Unit
Input capacitance (A0 - A12, BA0 - BA2 ,CS#, RAS#,CAS#,WE#, CKE, ODT)	C _{IN1}	21	pF
Input capacitance CK, CK#	C _{IN2}	5.5	pF
Input capacitance DM, DQS, DQS#	Cin3	8	pF
Input capacitance DQ0 - 71	Соит	8	pF



BGA THERMAL RESISTANCE

Description	Symbol	Typical	Units	Notes
Junction to Ambient (No Airflow)	Theta JA	18.7	°C/W	1
Junction to Ball	Theta JB	17.9	°C/W	1
Junction to Case (Top)	Theta JC	7.2	°C/W	1

TABLE 8 - INPUT DC LOGIC LEVEL

All voltages referenced to Vss

Parameter	Symbol	Min	Max	Unit
Input High (Logic 1) Voltage	ViH(DC)	VREF + 0.1 25	Vcc + 0.300	V
Input Low (Logic 0) Voltage	VIL(DC)	-0.300	VREF - 0.125	V

TABLE 9 - INPUT AC LOGIC LEVEL

All voltages referenced to Vss

Parameter	Symbol	Min	Max	Unit
AC Input High (Logic 1) Voltage DDR2-400 & DDR2-533	V _{IH} (AC)	V _{REF} + 0.250	_	V
AC Input High (Logic 1) Voltage DDR2-667	V _{IH} (AC)	V _{REF} + 0.200	_	V
AC Input Low (Logic 0) Voltage DDR2-400 & DDR2-533	V _{IL} (AC)	_	V _{REF} - 0.250	V
AC Input Low (Logic 0) Voltage DDR2-667	VIL(AC)	_	VREF - 0.200	V

TABLE 10 - ODT DC ELECTRICAL CHARACTERISTICS

All voltages referenced to Vss

Parameter	Symbol	Min	Norm	Max	Unit	Notes
R_{TT} effective impedance value for 75 Ω setting EMR (A6, A2) = 0, 1	R _{TT} 1 _(EFF)	52	75	97	Ω	1, 3
R_{TT} effective impedance value for 150 Ω setting EMR (A6, A2) = 0, 1	RTT2(EFF)	105	150	195	Ω	1, 3
R_{TT} effective impedance value for 50Ω setting EMR (A6, A2) = 0, 1	RTT3(EFF)	35	50	65	Ω	1, 3
Deviation of VM with respect to V _{CC/2}	ΔVM	-6		6	%	2

NOTES: 1. $R_{TT}1_{(EFF)}$ and $R_{TT}2_{(EFF)}$ are determined by separately applying $V_{IH(AC)}$ and $V_{IL(AC)}$ to the ball being tested, and then measuring current, $I_{VIH(AC)}$, and $I_{VIL(AC)}$, respectively.

$$R_{TT(EFF)} = \frac{V_{IH(AC)} - V_{IL(AC)}}{I(V_{IH(AC)}) - I(V_{IL(AC)})}$$

2. Measure voltage (VM) at tested ball with no load

$$\Delta VM = \left(\frac{2 \times VM - 1}{Vcc}\right) \times 100$$



TABLE 11 - DDR2 Icc SPECIFICATIONS AND CONDITIONS

-55°C ≤ T_A ≤ 125°C

Symbol	Proposed Conditions	667 CL6	533 CL5	400 CL4	Units		
lcco	Operating one bank active-precharge current; tcκ = tcκ(lcc), trc = trc(lcc), tras = trasmin(lcc); CKE is HIGH, CS# is HIGH between inputs are SWITCHING; Data bus inputs are SWITCHING	540	460	460	mA		
Icc1	Operating one bank active-read-precharge current; $l_{OUT} = 0$ mA; BL = 4, CL = CL(lcc), AL = 0; tck = tck(lcc), trc = trc (lcc), tras = trasmin HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING;	0; tck = tck(lcc), trc = trc (lcc), tras = trasmin(lcc), trcd = trcd(lcc); CKE is					
ICC2P	Precharge power-down current; All banks idle; $t_{CK} = t_{CK}(I_{CC})$; CKE is LOW; Other control and address bus inputs are FLOATING	STABLE; Data bus inputs are	32	35	32	mA	
Icc2Q	Precharge quiet standby current; All banks idle; tck = tck(lcc); CKE is HIGH, CS# is HIGH; Other control and address inputs are FLOATING	bus inputs are STABLE; Data bus	260	180	160	mA	
Icc2N	Precharge standby current; All banks idle; tck = tck(lcc); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are SWITCHING	CKE is HIGH, CS# is HIGH; Other control and address bus inputs are SWITCHING; Data					
Іссзр	Active power-down current; All banks open; tck = tck(lcc); CKE is LOW; Other control and address bus inputs	Fast PDN Exit MRS(12) = 0	160	140	120	mA	
10001	are STABLE; Data bus inputs are FLOATING	Slow PDN Exit MRS(12) = 1	40	40	10	mA	
Іссзи	Active standby current; All banks open; tck = tck(lcc), tras = trasmax(lcc), trp = trp(lcc); CKE is HIGH, CS# is Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING;					mA	
Icc4w		open, Continuous burst writes; BL = 4, CL = CL(Icc), AL = 0; tck = tck(Icc), tras = trasmax(Icc), trp = trp(Icc); IGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are				mA	
ICC4R	Operating burst read current; All banks open, Continuous burst reads, IouT = 0mA; BL = 4, CL = CL(Icc), AL = 0; tc = tRP(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs same as IDADEW	1,100	760	720	mA		
Icc5	Burst auto refresh current; tcκ = tcκ(lcc); Refresh command at every tRFc(lcc) interval; CKE is HIGH, CS# is HIC control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	ск(Icc); Refresh command at every tRFc(Icc) interval; CKE is HIGH, CS# is HIGH between valid commands; Other				mA	
Icc6	Self refresh current; CK and CK# at 0V; CKE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	Normal	16	16	16	mA	
Ісст	Operating bank interleave read current; All bank interleaving reads, Iout = 0mA; BL = 4, CL = CL(Icc), AL = tRcD(Icc)-1*tck(Icc) = tRRD(Icc), tRcD = 1*tck(Icc); CKE is HIGH, CS# is HIGH between valid commands; Aduring DESELECTs; Data pattern is same as IDADER; Refer to the following page for C	4, CL = CL(Icc), AL = trcD(Icc)-1*tck(Icc); tck = tck(Icc), trc = trc(Icc), trrd S# is HIGH between valid commands; Address bus inputs are STABLE				mA	



AC TIMING PARAMETERS

 $-55^{\circ}C \le T_{A} \le +125^{\circ}C$; $V_{CC} = +1.8V \pm 0.1V$

Parameter			667	Mb/s	5331	Mb/s	400Mb/s		11:4	
Para	r alametei		Symbol	Min	Max	Min	Max	Min	Max	Unit
	CL=6		tcк(6)	3,000	8,000					
	Clock cycle time	CL=5	tck(5)	3,750	8,000	3,750	8,000	5,000	8,000	ps
Clock		CL=4	ttck(4)	5,000	8,000	5,000	8,000	5,000	8,000	ps
ဗိ	CK high-level width		tсн	0.48	0.52	0.48	0.52	0.48	0.52	tcĸ
	CK low-level width		tcL	0.48	0.52	0.48	0.52	0.48	0.52	tcĸ
	Half clock period		thp	MIN (tch, tcl)		MIN (tch, tcl)		MIN (tch, tcl)		ps
	Absolute tck		tCKabs	tckavg (MIN)+ tjitper (MIN)	tckavg (MAX)+ tjitper (MAX)	tckavg (MIN)+ tJITPER (MIN)	tckavg (MAX)+ tjitper (MAX)	tckavg (MIN)+ tJITPER (MIN)	tckavg (MAX)+ tJITPER (MAX)	ps
Clock (absolute)	Absolute CK high-level width		t CHabs	tckavg (MIN)* tchavg (MIN)+ tjitdty (MIN)	tckavg (MAX)* tchavg (MAX)+ tJITDTY (MAX)	tckavg (MIN)* tchavg (MIN)+ tjitdty (MIN)	tckavg (MAX)* tchavg (MAX)+ tJITDTY (MAX)	tckavg (MIN)* tchavg (MIN)+ tjitdty (MIN)	tckavg (MAX)* tchavg (MAX)+ tJITDTY (MAX)	ps
	Absolute CK low-level width		tCLabs	tckavg (MIN)* tclavg (MIN)+ tjitdty (MIN)	tckavg (MAX)* tclavg (MAX)+ tJITDTY (MAX)	tckavg (MIN)* tclavg (MIN)+ tjitdty (MIN)	tckavg (MAX)* tclavg (MAX)+ tJITDTY (MAX)	tckavg (MIN)* tclavg (MIN)+ tjitdty (MIN)	tckavg (MAX)* tclavg (MAX)+ tjitdty (MAX)	ps
	Clock jitter - period		tJITPER	-125	125	-125	125	-125	125	ps
	Clock jitter - half period		tJITDUTY	-125	125	-125	125	-125	125	ps
	Clock jitter - cycle to cycle		tлтсс	2	50	25	50	25	50	ps
tter	Cumulative jitter error, 2 cycles		tERR2per	-175	175	-175	175	-175	175	ps
Clock Jitter	Cumulative jitter error, 3 cycles		tERR3per	-225	225	-225	225	-225	225	ps
ဗိ	Cumulative jitter error, 4 cycles		tERR4per	-250	250	-250	250	-250	250	ps
	Cumulative jitter error, 5 cycles		tERR5per	-250	250	-250	250	-250	250	ps
	Cumulative jitter error, 6-10 cycles		tERR6-10per	-350	350	-350	350	-350	350	ps
	Cumulative jitter error, 11-50 cycles		terr11-50per	-450	450	-450	450	-450	450	ps



AC TIMING PARAMETERS (continued)

 $-55^{\circ}C \le T_{A} \le +125^{\circ}C$; $V_{CC} = +1.8V \pm 0.1V$

Parameter		Symbol	667Mbs CL6		533Mbs CL5		400Mbs CL4		Unit
Para	i diametei		Min	Max	Min	Max	Min	Max	Unit
	DQ hold skew factor	tqнs	-	340	-	400	-	450	ps
	DQ output access time from CK/CK#	tac	-450	+450	-500	+500	-600	+600	ps
	Data-out high impedance window from CK/CK#	tHZ		tac(max)		tac(max)		tac(max)	ps
	DQS Low-Z window from CK/CK#	t _{LZ1}	t _{AC(MN)}	tac(max)	t _{AC(MN)}	tac(max)	t _{AC(MN)}	tac(max)	ps
	DQ Low-Z window from CK/CK#	tLZ2	2*tac(MN)	tac(max)	2*tac(mn)	tac(max)	2*tac(MN)	tac(max)	ps
		tDSa	300		350		400		ps
Data	DQ and DM input setup time relative to DQS	t _{DHa}	330		350		400		ps
Ď	DQ and DM input setup time relative to DQS	tosb	100		100		150		ps
		tонь	175		225		275		ps
	DQ and DM input pulse width (for each input)	tDIPW	0.35		0.35		0.35		ps
	Data hold skew factor	tqнs		350		400		450	ps
	DQ-DQS hold, DQS to first DQ to go nonvalid, per access	tqн	thp - tqhs		thp - tahs		thp - tqhs		ps
	Data valid output window (DVW)	t _{DVW}	tah - tdasa		tan - taasa		tah - tdasa		ns
	DQS input high pulse width	tDQSH	0.35*tck		0.35*tcк		0.35*tck		tск
	DQS input low pulse width	togsl	0.35*tck		0.35*tcк		0.35*tck		tск
	DQS output access time fromCK/CK#	tdasck	-400	+400	-450	+450	-500	+500	ps
	DQS falling edge to CK rising - setup time	toss	0.2*tcк		0.2*tcк		0.2*tcк		tск
	DQS falling edge from CK rising - hold time	tоsн	0.2*tcк		0.2*tcк		0.2*tcк		tск
Data Strobe	DQS-DQ skew, DOS to last DQ valid, per group, per access	toqsq		240		300		350	ps
ta St	DQS read preamble	trpre	0.9*tck	1.1*tcĸ	0.9*tck	1.1*tcĸ	0.9*tck	1.1*tcĸ	tск
Da	DQS read postamble	trpst	0.4*tcк	0.6*tcк	0.4*tcĸ	0.6*tcк	0.4*tcк	0.6*tcк	tск
	DQS write preamble setup time	twpres	0		0		0		ps
	DQS write preamble	twpre	0.35		0.25		0.25		tcĸ
	DQS write postamble	twpst	0.4*tcĸ	0.6*tcĸ	0.4*tcĸ	0.6*tcĸ	0.4*tcĸ	0.6*tcĸ	tcĸ
	Positive DQS latching edge to associated clock edge	toass	-0.25*tck	0.25*tcк	-0.25*tcк	0.25*tcк	-0.25*tck	0.25*tcк	tск
	Write command to first DQS latching transition		WL-T _{DQSS}	WL+T _{DQSS}	WL-T _{DQSS}	WL+T _{DQSS}	WL-T _{DQSS}	WL+T _{DQSS}	tcĸ




AC TIMING PARAMETERS (continued)

 $-55^{\circ}C \le T_{A} \le +125^{\circ}C$; $V_{CC} = +1.8V \pm 0.1V$

Parameter		Symbol	667Mbs CL6		533Mbs CL5		400Mbs CL4		Unit
Para	i arametel		Min	Max	Min	Max	Min	Max	Unit
	Address and control input pulse width for each input	tıpw	0.6		0.6		0.6		tcĸ
	Address and sentual investoration times	tısa	400		500		600		ps
	Address and control input setup time	tisb	200		250		350		ps
	Address and sentent invest heald times	t _{lHa}	400		500		600		ps
	Address and control input hold time	tıHb	275		375		475		ps
	CAS# to CAS# command delay	tccd	2		2		2		tcĸ
Command and Address	ACTIVE to ACTIVE (same bank) command	trc	55		55		55		ns
bb	ACTIVE bank a to ACTIVE bank b command	trrd	10		10		10		ns
pu /	ACTIVE to READ or WRITE delay	trcd	15		15		15		ns
da	Four Bank Activate period	traw	50		50		50		ns
mar	ACTIVE to PRECHARGE command	tras	40	70,000	40	70,000	40	70,000	ns
E O	Internal READ to precharge command delay	trtp	7.5		7.5		7.5		ns
0	Write recovery time	twr	15		15		15		ns
	Auto precharge write recovery + precharge time	tdal	twr + trp		twr + trp		twr + trp		ns
	Internal WRITE to READ command delay	twr	7.5		7.5		10		ns
	PRECHARGE command period	trp	15		15		15		ns
	PRECHARGE ALL command period	t RPA	15		15		15		ns
	LOAD MODE command cycle time	tmrd	2		2		2		tск
	CKE low to CK, CK# uncertainty	tdelay	tis +tiH + tck		tıs +tıн + tcĸ		tıs +tıн + tcĸ		ns
	REFRESH to Active or Refresh to Refresh command interval	trfc	127.5	70,000	127.5	70,000	127.5	70,000	ns
Refresh	Average periodic refresh interval (commercial and industrial)	trefi		7.8		7.8		7.8	μs
æ	Average periodic refresh interval (military)	trefim		1.95		1.95		1.95	μs
	Exit self refresh to non-READ command	txsnr	trfc(MIN) + 10		trfc(MIN) + 10		trfc(MIN) + 10		ns
	Exit self refresh to READ	txsrd	200		200		200		tск
	Exit self refresh timing reference	tisxr	tıs		tıs		tıs		ps
	ODT tum-on delay	taond	2	2	2	2	2	2	tск
	ODT turn-on	taon	tac(min)	tac(max) + 1000	tac(MIN)	tac(max) + 1000	tac(MIN)	tac(max) + 1000	ps
	ODT turn-off delay	taofd	2.5	2.5	2.5	2.5	2.5	2.5	tск
	ODT tum-off	taof	tac(min)	tac(max) + 600	tac(MIN)	tac(max) + 600	tac(MIN)	tac(max) + 600	ps
ODT	ODT tum-on (power-down mode)	taonpd	t _{AC(MIN)} + 2000	2 x tck + tac(MAX) + 1000	tac(min) + 2000	2 x tck + tac(MAX) + 1000	t _{AC(MIN)} + 2000	2 x tck + tac(max) + 1000	ps
•	ODT turn-off (power-down mode)	taofpd	t _{AC(MIN)} + 2000	2 x tck + tac(MAX) + 1000	tac(min) + 2000	2 x tck + tac(MAX) + 1000	t _{AC(MIN)} + 2000	2 x tck + tac(max) + 1000	ps
	ODT to power-down entry latency	tanpd	3		3		3		tск
	ODT power-down exit latency	taxpd	8		8		8		tск
	ODT enable from MRS command	tmod	12		12		12		ns




FIGURE 14 - PACKAGE DIMENSION: 208 PLASTIC BALL GRID ARRAY (PBGA)





ORDERING INFORMATION





Document Title

64M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package

Revision History

Rev#	History	Release Date	Status
Rev 0	Initial Release	February 2007	Advanced
Rev 1	Changes (Pg. Multiple)	March 2007	Advanced
	1.1 Update package size to 16mm x 22mm		
	1.2 Add references to BA2, ball E5		
	1.3 Correct typo on IC1 block diagram, ODT function		
	1.4 Add notes on A14 and A15 ball locations for future use		
	1.5 Update block diagram and ball pattern with respect to CS#, RASH#, CAS#, WE# and CKE connections.		
Rev 2	Changes (Pg. All)	April 2008	Final
	2.1 Update status to Final		
	2.2 Add 667Mb/s CL6 timing data		
	2.3 Add thermal resistance data		
Rev 3	Changes (Pg. 2, 3, 5, 6, 7, 8, 22, 23, 25, 26, 27, 28)	September 2008	Final
	3.1 Update block diagram and ball pattern with respect to CS#, RASH#, CAS#, WE# and CKE connections		
	3.2 Pins D#, D4, C6, B7, C7 are NC and pins T8 = CKE#, T9 = WE#, U5 = RAS#, U6 = CAS# and V5 = CS#		
	3.3 Symbol box remove Vccq; add note: Vccq ins common to Vcc		
	3.4 Remove q from Vccq: (Vccq is common to Vcc)		
	3.5 Remove all references to Vccq		
	3.6 Remove Vccq signal trace		
	3.7 Remove I/O supply voltage/Vccq and notes (1) referencing Vccq, note (4) Vccq tracks with Vcc.		
	3.8 Remove Vccq from table 6, and Vccq from output leakage voltage		
	3.9 In table 10; remove Vccq and Vccq from measure voltage		
	3.10 Remove reference $V_{CCQ} = 1.8V \pm 0.1V$ from pages 25, 26, 27, 28.		



Document Title

64M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package

Revision History (continued)

	History	Release Date	Status
Rev 4	Changes (Pg. 1, 2, 3, 5, 6, 16, 22, 23, 24, 25)	March 2009	Advanced
	4.1 Change Figure 1 to correct density and I/O count		
	4.2 Remove WEB#, RASB#, CASB#, CSB#, add conncetion point o DKE on H2 and DU3		
	4.3 Remove all reference to pinout on U4, not available in 64M64E part		
	4.4 Vccq is common to Vcc in ball description (Table 1)		
	4.5 Table 3 - Singel bank precharge change x to BA in coumn BA0, BA1m BA2 abd bank activate, change WE# for "L" to "H".		
	4.6 Tables 5 - DC operating conditions; remove I/O supply voltage for Vccq		
	4.7 Table 6 - Remove Vccq; Vccq is common to Vcc and remove reference to Tcase		
	4.8 BGA thermal resistance: add new note - TO obtain the junction the inc., multiply the thermal resistance by the poer dissipated in each die in the MCP		
	4.9 Table 11 - Corrected Icc specs and condtions		
	4.10 AC timing parameters - Correct CL4 to CL5 abd CK3 to CK4, change min for CL5 to 3,750. Remove Cl6, Cl5 and CL4 from columns with speeds		
	4.11 AC timing parameter continued - correct timings for CL6 column		
	4.12 Package dimensions - width = 16.15 (0.636) MAX		
	4.13 Correct Mbs to Mb/s in ordering information		
Rev 5	Changes (Pg. 1, 29)	March 2010	Final
	5.1 Change data sheet to Final		
	5.2 Update MO thickness to 2.66 (0.105) max, length to 22.10 (0.870) max and width to 16.10 (0.634) max.		
	5.3 Remove note from BGA thermal resistance		
Rev 6	Changes (Pg.1, 29, 30)	August 2011	Final
	6.1 Add "128MB" to doc title		
	6.2 Add "Typical Applications" diagram		